











UCD90320

SLUSCH8-AUGUST 2016

UCD90320 32-Rail PMBus™ Power Sequencer and System Manager

1 Features

- Sequence, Monitor, and Margin 24 Voltage Rails
 Plus 8 Digital Rails With a Small (12 mm x 12 mm
 x 0.8 mm Pitch) Footprint
- Monitor and Respond to OV, UV, OC, UC, Temperature, Time-Out, and GPI-Triggered Faults
- Flexible Sequence-On and Off Dependencies, Delay Time, Boolean Logic, and GPIO Configuration to Support Complex Sequencing Applications
- 4 Rail Profiles for Adaptive Voltage Identification (AVID) Voltage Regulator
- High-Accuracy Closed-Loop Margining
- Active Trim Function Improves Rail Output Voltage Accuracy
- Advanced Nonvolatile Event Logging To Assist System Debugging
 - Single-Event Fault Log (100 entries)
 - Peak Value Log
 - Black Box Fault Log to Save Status of All Rails and I/O Pins at the First Fault
- Easily Cascade Up to 4 Power Sequencers and Take Coordinated Fault Responses
- Programmable Watchdog Timer and System Reset
- Pin-Selected Rail State
- Flexible Pin MUX for ENx, LGPOx, GPIOx, and PWMx Pins
- PMBus™ 1.2 Compliant

2 Applications

- Industrial and ATE
- · Telecom and Networking Equipment
- Servers and Storage Systems
- Systems Requiring Sequencing and Monitoring of Multiple Power Rails

3 Description

The UCD90320 device is a 32-rail PMBusTM addressable power sequencer and system manager in a compact (12 mm \times 12 mm \times 0.8 mm pitch) BGA package.

The device provides 24 analog monitor (AMONx) pins to monitor power-supply voltage, current, or temperature with two 12-bit ADC engines, 8 digital monitor (DMONx) pins to monitor external digital event, 32 enable (ENx) pins to control power rail ON and OFF, 24 MARx pins for closed-loop margining, 16 logic GPO (LGPOx) pins to support flexible Boolean logic and state machine functions, and 32 GPIOx pins which can be configured as GPI, GPO, system reset, cascading fault pins, or watchdog I/O.


The 32 ENx pins and the 12 LGPOx pins can be configured to be active driven or open drain outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
UCD90320	BGA (169)	12.0 mm × 12.0 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



松

SLUSCH8-AUGUST 2016 www.ti.com

4 Description Continued

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs.

The cascading feature offers convenient ways to manage up to 96 voltage rails through one SYNC CLK pin connection. Fault Pin feature coordinates among cascaded devices to take synchronized fault responses.

The pin-selected rail states feature employs up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the (Advanced Configuration and Power Interface ACPI) specification.

Four profiles per rail support AVID-compatible voltage regulators.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.


PRODUCT PREVIEW

RODUCT PREVIEW



5 Pin Configuration and Functions

ZWS Package 169-Pin BGA Top View





Pin Functions

Pin Functions							
	I/O	DESCRIPTION					
NAME NO. ANALOG MONITOR PINS ⁽¹⁾		DEGONIFILON					
PINS ⁽¹⁾	1						
E2	I	Analog input monitor pin					
E1	I	Analog input monitor pin					
F2	I	Analog input monitor pin					
F1	I	Analog input monitor pin					
B3	I	Analog input monitor pin					
A3	I	Analog input monitor pin					
B4	I	Analog input monitor pin					
A4	I	Analog input monitor pin					
B5	I	Analog input monitor pin					
A5	I	Analog input monitor pin					
B6	I	Analog input monitor pin					
A6	I	Analog input monitor pin					
C1	I	Analog input monitor pin					
C2	I	Analog input monitor pin					
B1	I	Analog input monitor pin					
B2	I	Analog input monitor pin					
G2	I	Analog input monitor pin					
G1	I	Analog input monitor pin					
AMON19 H1 I		Analog input monitor pin					
H2	I	Analog input monitor pin					
B7	I	Analog input monitor pin					
A7	I	Analog input monitor pin					
AMON23 B8 I		Analog input monitor pin					
AMON24 A8 I		Analog input monitor pin					
M9	I/O	Digital output, rail enable signal or GPIO ⁽²⁾					
EN2(GPIO) N9 I/O		Digital output, rail enable signal or GPIO					
L10	I/O	Digital output, rail enable signal or GPIO					
K10	I/O	Digital output, rail enable signal or GPIO					
L9	I/O	Digital output, rail enable signal or GPIO					
K9	I/O	Digital output, rail enable signal or GPIO					
EN7(GPIO) N8 I/O		Digital output, rail enable signal or GPIO					
M8	I/O	Digital output, rail enable signal or GPIO					
L8	I/O	Digital output, rail enable signal or GPIO					
EN10(GPIO) K8 I/O		Digital output, rail enable signal or GPIO					
EN11(GPIO) N7 I/O		Digital output, rail enable signal or GPIO					
EN12(GPIO) M7 I/O		Digital output, rail enable signal or GPIO					
EN13(GPIO) K7 I/O		Digital output, rail enable signal or GPIO					
EN14(GPIO) L7 I/O		Digital output, rail enable signal or GPIO					
N4	I/O	Digital output, rail enable signal or GPIO					
N3	I/O	Digital output, rail enable signal or GPIO					
К3	I/O	Digital output, rail enable signal or GPIO					
K4	I/O	Digital output, rail enable signal or GPIO					
J4	I/O	Digital output, rail enable signal or GPIO					
	E PINS ⁽¹⁾ E2 E1 F2 F1 B3 A3 B4 A4 B5 A5 B6 A6 C1 C2 B1 B2 G2 G1 H1 H2 B7 A7 B8 A8 M9 N9 L10 K10 L9 K9 N8 M8 L8 K8 N7 M7 K7 L7 N4 N3 K3 K4	EPINS ⁽¹⁾ E2					

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

⁽¹⁾ TI recommends placing a $200-\Omega$ resistor between analog input and monitor pins. (2) GPIO: GPI, Command GPO, WDI, WDO, system reset (RESET), FAULT pin for multiple chip cascading



Pin Functions (continued)

PIN	DIM DIM								
NAME NO.		1/0	DESCRIPTION						
EN20(GPIO)	J2	I/O	Digital output, rail enable signal or GPIO						
EN21(GPIO)	J3	I/O	Digital output, rail enable signal or GPIO						
EN22(GPIO) H4		I/O	Digital output, rail enable signal or GPIO						
EN23(GPIO) H3			Digital output, rail enable signal or GPIO						
,		1/0	Digital output, rail enable signal or GPIO						
EN24(GPIO)	F13	1/0							
EN25(GPIO)			Digital output, rail enable signal or GPIO						
EN26(GPIO)	F12	I/O	Digital output, rail enable signal or GPIO						
EN27(GPIO)	G11	I/O	Digital output, rail enable signal or GPIO						
EN28(GPIO)	H10	I/O	Digital output, rail enable signal or GPIO						
EN29(GPIO)	H13	I/O	Digital output, rail enable signal or GPIO						
EN30(GPIO)	H12	I/O	Digital output, rail enable signal or GPIO						
EN31(GPIO)	H11	I/O	Digital output, rail enable signal or GPIO						
EN32(GPIO)	L13	I/O	Digital output, rail enable signal or GPIO						
CLOSED-LOOP MA									
MAR1(GPIO)	J13	I/O	Closed-loop margin PWM output or General GPIO						
MAR2(GPIO)	L5	I/O	Closed-loop margin PWM output or General GPIO						
MAR3(GPIO)	D8	I/O	Closed-loop margin PWM output or General GPIO						
MAR4(GPIO)	K6	I/O	Closed-loop margin PWM output or General GPIO						
MAR5(GPIO)	D4	I/O	Closed-loop margin PWM output or General GPIO						
MAR6(GPIO) E4		I/O	Closed-loop margin PWM output or General GPIO						
MAR7(GPIO) F5		I/O	Closed-loop margin PWM output or General GPIO						
MAR8(GPIO) N5		I/O	Closed-loop margin PWM output or General GPIO						
MAR9(GPIO) N6 I/		I/O	Closed-loop margin PWM output or General GPIO						
MAR10(GPIO) K5 I/O		I/O	Closed-loop margin PWM output or General GPIO						
MAR11(GPIO) M6 I/O		I/O	Closed-loop margin PWM output or General GPIO						
MAR12(GPIO) L6 I/		I/O	Closed-loop margin PWM output or General GPIO						
MAR13(GPIO) D11 I/O		I/O	Closed-loop margin PWM output or General GPIO						
MAR14(GPIO) C12		I/O	Closed-loop margin PWM output or General GPIO						
MAR15(GPIO) A13		I/O	Closed-loop margin PWM output or General GPIO						
MAR16(GPIO)	B13	I/O	Closed-loop margin PWM output or General GPIO						
MAR17(GPIO)	D12	I/O	Closed-loop margin PWM output or General GPIO						
MAR18(GPIO)	C13	I/O	Closed-loop margin PWM output or General GPIO						
MAR19(GPIO)	E12	I/O	Closed-loop margin PWM output or General GPIO						
MAR20(GPIO)	E13	I/O	Closed-loop margin PWM output or General GPIO						
MAR21(GPIO)	M13	I/O	Closed-loop margin PWM output or General GPIO						
MAR22(GPIO)	L12	I/O	Closed-loop margin PWM output or General GPIO						
MAR23(GPIO)			Closed-loop margin PWM output or General GPIO						
` '		I/O	Closed-loop margin PWM output or General GPIO						
GPIO AND CASCA	l								
DMON1(GPIO)	F4	I/O	Digital input monitor pin or GPIO						
DMON2(GPIO)	F3	I/O	Digital input monitor pin or GPIO						
DMON3(GPIO)	G3	I/O	Digital input monitor pin or GPIO						
DMON4(GPIO)	` ,		Digital input monitor pin or GPIO						
DMON5(GPIO)			Digital input monitor pin or GPIO						
DMON6(GPIO)	` '		Digital input monitor pin or GPIO						
			Digital input monitor pin or GPIO						
DMON7(GPIO)	N11	I/O	Digital input monitor pin of GPIO						

Product Folder Links: UCD90320



Pin Functions (continued)

PIN Functions (continued)							
NAME NO.		I/O	DESCRIPTION				
DMON8(GPIO)	M11	I/O	Digital input monitor pin or GPIO				
GPIO	IVIII	1/0	Digital imput monitor pin of GF10				
GPIO1	B11	I/O	GPIO				
GPIO2	B12	I/O	SPIO SPIO				
GPIO3	C11	I/O	GPIO				
GPIO4	A12	I/O	GPIO				
SYNC_CLK	K2	I/O	Synchronization clock I/O for multiple chip cascading				
LOGIC GPO PINS	IVZ	1/0	Synchronization clock i/O for multiple chip cascading				
LGPO1(GPIO)	C9	I/O	Logic GPO or GPIO				
LGPO2(GPIO)	B9	I/O	Logic GPO or GPIO				
LGPO3(GPIO)	A9	I/O	Logic GPO or GPIO				
LGPO4(GPIO)	C8	I/O	Logic GPO or GPIO				
LGPO5(GPIO)	D5	I/O	Logic GPO or GPIO				
LGPO6(GPIO)	C5	I/O	Logic GPO or GPIO				
LGPO7(GPIO)	C6	I/O	Logic GPO of GPIO				
LGPO8(GPIO)	C4	I/O	Logic GPO or GPIO				
LGPO9(GPIO)	L3	I/O	Logic GPO or GPIO				
LGPO10(GPIO)	M1	I/O	9				
` '			Logic GPO or GPIO Logic GPO or GPIO				
· , ,		I/O	•				
LGPO12(GPIO) LGPO13(GPIO)	M3 L4	I/O	Logic GPO or GPIO Logic GPO or GPIO				
LGPO14(GPIO)			Logic GPO or GPIO				
, ,	` '		Logic GPO or GPIO				
LGPO15(GPIO) M4 I/O LGPO16(GPIO) N2 I/O			Logic GPO or GPIO				
PMBus COMM INT		1/0	Logic GPO of GPIO				
PMBUS_CLK	E10		PMBus clock (must pull up to V33D)				
_			PMBus data (must pull up to V33D)				
PMBUS_DATA D13 I/O PMBALERT F11 O			PMBus alert, active-low, open-drain output (must pull up to V33D)				
		I	PMBus control pin				
PMBUS_ADDR0	L2	<u> </u>	PMBus digital address input. Bit 0				
PMBUS_ADDR1	L1	<u> </u>	PMBus digital address input. Bit 1				
PMBUS_ADDR2	K1	l I	PMBus digital address input. Bit 1 PMBus digital address input. Bit 2				
JTAG	ΝI	ı	PNIBUS digital address input. Bit 2				
JTAG_TMS	A10	1	Test mode select with internal pull-up				
_	C10	l I					
JTAG_TCK		-	Test clock with internal pull-up				
JTAG_TDO A11 O			Test data out with internal pull-up				
JTAG_TDI	B10	- EYTEDNAI	Test data in with internal pull-up				
INPUT POWER, GROUND, AND EXTERNAL REFERENCE PINS RESET G10 I Active-low device reset input. Pull up to V33D.							
V33A	D3	l	Analog 3.3-V supply. Decouple from V33D to minimize the electrical noise contained on V33D from affecting the analog functions.				
V33D	D7, E6, E8, E9, F10, J7, J9, J10	I	Digital 3.3-V supply for I/O and some logic.				
BPCap D6, J1, J6, K13		ı	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The BPCap pins should only be connected to each other and an external capacitor as specified in <i>On-Chip Low Drop-Out (LDO) Regulator</i> section of the table.				

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

NSTRUMENTS



PIN		1/0	DESCRIPTION			
NAME	NO.					
AVSS	C3, E3	I	Analog ground. These are separated from DVSS to minimize the electrical noise contained on V33D from affecting the analog functions.			
DVSS	A1, C7, D9, E5, F9, H5, H9, J5, J8, J11, H6, H7, H8, G5, G6, G7, G8, G9, F6, F7, F8, E7	ı	Ground reference for logic and I/O pins.			
VREFA+	D2	1	(Optional) positive node of external reference voltage			
VREFA-	D1	I	(Optional) negative node of external reference voltage			
UNUSED PINS						
UNUSED-NC A2, G13, M12, N10		_	Do not connect. Leave floating or isolated.			
UNUSED-DVSS	G12, K11, M10, N13	_	Tie to DVSS.			
UNUSED-V33D K12 -		_	Tie to V33D.			



6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.3 Trademarks

TI Fusion Digital Power, E2E are trademarks of Texas Instruments.

PMBus is a trademark of SMIF, Inc..

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: UCD90320



PACKAGE OPTION ADDENDUM

10-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCD90320ZWSR	PREVIEW	NFBGA	ZWS	169	1000	TBD	Call TI	Call TI	-40 to 85		
UCD90320ZWST	PREVIEW	NFBGA	ZWS	169	250	TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Aug-2016



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SSZA002 (www.ti.com/lit/ssza002).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity