











SLLSEZ1A - SEPTEMBER 2017 - REVISED OCTOBER 2017

**TDP142** 

# TDP142 DisplayPort<sup>TM</sup> 8.1 Gbps Linear Redriver

#### **Features**

- DisplayPort 1.4 up to 8.1 Gbps (HBR3)
- Ultra-Low-Power Architecture
- Linear Redriver With up to 14 dB Equalization
- Transparent to DisplayPort Link Training
- Configuration Through GPIO or I<sup>2</sup>C
- Hot-Plug Capable
- Support DisplayPort Dual-Mode Standard Version 1.1 (AC-coupled HDMI)
- Industrial Temperature Range: -40°C to 85°C (TDP142I)
- Commercial Temperature Range: 0°C to 70°C (TDP142)
- 4 mm x 6 mm, 0.4 mm Pitch WQFN Package

## **Applications**

- Tablets, Notebooks, Desktops PC
- **Active Cables**
- Monitors
- **Docking Stations**

## 3 Description

The TDP142 is a DisplayPort<sup>TM</sup>(DP) linear redriver that is able to snoop AUX and HPD signals. The device complies with the VESA DisplayPort standard Version 1.4, and supports a 1-4 lane Main Link interface signaling up to HBR3 (8.1 Gbps per lane). Additionally, this device is position independent. It can be placed inside source, cable or sink effectively providing a "negative loss" component to the overall link budget.


The TDP142 provides several levels of receive linear equalization to compensate for cable and board trace loss due to inter symbol interference (ISI). Operates on a single 3.3 V supply and comes in a commercial temperature range (TDP142) and industrial temperature range (TDP142I).

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TDP142	WQFN (40)	4.00 mm x 6.00 mm		
TDP142I	WQFN (40)	4.00 mm x 6.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematics**



## Display





## **Table of Contents**


1	Features 1		8.3 Feature Description	
2	Applications 1		8.4 Device Functional Modes	13
3	Description 1		8.5 Programming	15
4	Revision History2		8.6 Register Maps	17
5	Pin Configuration and Functions	9	Application and Implementation	20
6	Specifications5		9.1 Application Information	20
U	•		9.2 Typical Application	22
	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	
	- 3-	11	Layout	
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.5 Power Supply Characteristics		11.2 Layout Example	
	6.6 DC Electrical Characteristics	12	Device and Documentation Support	
	6.7 AC Electrical Characteristics		12.1 Related Links	
	6.8 Timing Requirements		12.2 Receiving Notification of Documentation Update	
	•		12.3 Community Resources	
	6.9 Switching Characteristics		12.4 Trademarks	
-	**		12.5 Electrostatic Discharge Caution	
7	Parameter Measurement Information		12.6 Glossary	
8	Detailed Description 11	13		20
	8.1 Overview 11	13	Information	28
	8.2 Functional Block Diagram 11			. 20

## 4 Revision History

Ch	nanges from Original (September 2017) to Revision A	Pag
•	Changed the Human-body model (HBM) value From: ±6000 To: ±5000 in the ESD Ratings	



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN					
NAME NO.		I/O	DESCRIPTION		
VCC	1, 6, 20, 28	Р	3.3-V Power Supply.		
DPEQ1	2	4 Level I	DisplayPort Receiver EQ control. This along with DPEQ0 will select the DisplayPort receiver equalization gain. Refer to Table 2 for equalization settings.		
RSVD1	3	I	Reserved. (1)		
RSVD2	4	0	Reserved. (1)		
RSVD3	5	0	Reserved. (1)		
RSVD4	7	I	Reserved. (1)		
RSVD5	8	I	Reserved. (1)		
INDP0p	9	I	DP Differential positive input for DisplayPort Lane 0.		
INDP0n	10	Ι	DP Differential negative input for DisplayPort Lane 0.		
A0	11	4 Level I	When I2C_EN = 0, leave the pin unconnected. When I2C_EN is not '0', this pin will also set the TDP142 I <sup>2</sup> C address. See Table 4.		
INDP1p	12	Diff I	DP Differential positive input for DisplayPort Lane 1.		
INDP1n	13	Diff I	DP Differential negative input for DisplayPort Lane 1.		
DPEQ0/A1	14	4 Level I	DisplayPort Receiver EQ control. This along with DPEQ1 will select the DisplayPort receiver equalization gain. Refer to Table 2 for equalization settings. When I2C_EN is not '0', this pin will also set the TDP142 I <sup>2</sup> C address. See Table 4.		
INDP2p	15	Diff I	DP Differential positive input for DisplayPort Lane 2.		
INDP2n	16	Diff I	DP Differential negative input for DisplayPort Lane 2.		

Product Folder Links: TDP142

(1) Leave unconnected on PCB.



## Pin Functions (continued)

PIN			
NAME	NO.	1/0	DESCRIPTION
I2C_EN	17	4 Level I	I $^2$ C Programming Mode or GPIO Programming Select. I2C is only disabled when this pin is '0". 0 = GPIO mode (I $^2$ C disabled). R = TI Test Mode (I $^2$ C enabled at 3.3 V). F = I $^2$ C enabled at 1.8 V. 1 = I $^2$ C enabled at 3.3 V.
INDP3p	18	Diff I	DP Differential positive input for DisplayPort Lane 3.
INDP3n	19	Diff I	DP Differential negative input for DisplayPort Lane 3.
TEST1/SCL	21	2 Level I	When I2C_EN='0', pull down with 10k or directly connect to ground. Otherwise this pin is $I^2C$ clock. When used for $I^2C$ clock pullup to $I^2C$ master's VCC $I^2C$ supply.
TEST2/SDA	22	2 Level I	When I2C_EN='0' , pull down with 10k or directly connect to ground. Otherwise this pin is $I^2C$ data. When used for $I^2C$ data pullup to $I^2C$ master's VCC $I^2C$ supply.
DPEN/HPDIN	23	2 Level I (Failsafe) (PD)	DP Enable Pin. When I2C_EN = '0', this pin will enable or disable DisplayPort functionality. Otherwise, when I2C_EN is not "0", DisplayPort functionality is enabled and disabled through I <sup>2</sup> C registers.  L = DisplayPort Disabled. (Pull-down with 10k resistor)  H = DisplayPort Enabled. (Pull-up with10k resistor)  When I2C_EN is not "0" this pin is an input for Hot Plug Detect (HPD) received from DisplayPort sink. When this HPDIN is low for greater than 2 ms, all DisplayPort lanes are disabled.
AUXp	24	I/O, CMOS	This pin along with AUXN is used by the TDP142 for AUX snooping. See the <i>Application and Implementation</i> section for more detail.
AUXn	25	I/O, CMOS	This pin along with AUXP is used by the TDP142 for AUX snooping. See the <i>Application and Implementation</i> section for more detail.
RSVD6	26	I/O, CMOS	Reserved. <sup>(1)</sup>
RSVD7	27	I/O, CMOS	Reserved. <sup>(1)</sup>
SNOOPENZ/RSVD8	29	I/O (PD)	When I2C_EN! = 0, this pin is reserved. When I2C_EN = 0, this pin is SNOOPENZ (L = AUX snoop enabled and H = AUX snoop disabled with all lanes active).
OUTDP3p	30	Diff O	DP Differential positive output for DisplayPort Lane 3.
OUTDP3n	31	Diff O	DP Differential negative output for DisplayPort Lane 3.
HPDIN/RSVD9	32	I/O (PD)	When I2C_EN! = 0, this pin is reserved. When I2C_EN = 0, this pin is an input for Hot Plug Detect received from DisplayPort sink. When HPDIN is low for greater than 2ms, all DisplayPort lanes are disabled.
OUTDP2p	33	Diff O	DP Differential positive output for DisplayPort Lane 2.
OUTDP2n	34	Diff O	DP Differential negative output for DisplayPort Lane 2.
RSVD10	35	1	Reserved. <sup>(1)</sup>
OUTDP1n	36	Diff O	DP Differential negative output for DisplayPort Lane 1.
OUTDP1p	37	Diff O	DP Differential positive output for DisplayPort Lane 1.
RSVD11	38	1	Reserved. <sup>(1)</sup>
OUTDP0n	39	Diff O	DP Differential negative output for DisplayPort Lane 0.
OUTDP0p	40	Diff O	DP Differential positive output for DisplayPort Lane 0.
GND	Thermal Pad	G	Ground.

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage Range <sup>(2)</sup> , V <sub>CC</sub>		-0.3	4	V
	Differential voltage between positive and negative inputs	-2.5	2.5	V
Voltage Range at any input or output pin	Voltage at differential inputs	-0.5	$V_{CC} + 0.5$	V
	e at any input or output pin	$V_{CC} + 0.5$	V	
Maximum junction temperature, T <sub>J</sub>			125	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±5000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> Si           V <sub>(12C)</sub> Si           V <sub>(PSN)</sub> Si	Main power supply		3	3.3	3.6	V
	Supply Ramp Requirement				100	ms
V <sub>(12C)</sub>	Supply that external resistors are pulled up to on SD	A and SCL	1.7		3.6	V
V <sub>(PSN)</sub>	Supply Noise on V <sub>CC</sub> pins				100	mV
_	On and the state of the state o	TDP142	0		70	°C
V <sub>(PSN)</sub>	Operating free-air temperature	TDP142I	-40		85	°C

#### 6.4 Thermal Information

		TDP142	
	THERMAL METRIC <sup>(1)</sup>	RNQ (WQFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	20.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	9.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> All voltage values are with respect to the GND terminals.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Power Supply Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>CC(ACTIVEDP)</sub>	Average active power 4 Lane DP Only	Four active DP lanes operating at 8.1 Gbps; DPEN = H; TEST2 = L;		660		mW
P <sub>CC(NC)</sub>	Average power with no connection	No device is connected		2.4		mW
P <sub>CC(SHUTDOWN)</sub>	Device Shutdown	DPEN = L; TEST2 = L; I2C_EN = 0;		0.85		mW

## 6.6 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4-State CMOS	S Inputs(DPEQ[1:0], I2C_EN)		'			
I <sub>IH</sub>	High level input current	V <sub>CC</sub> = 3.6 V; V <sub>IN</sub> = 3.6 V	20		80	μA
I <sub>IL</sub>	Low level input current	V <sub>CC</sub> = 3.6 V; V <sub>IN</sub> = 0 V	-160		-40	μA
	Threshold 0 / R	V <sub>CC</sub> = 3.3 V		0.55		V
4-Level V <sub>TH</sub>	Threshold R/ Float	V <sub>CC</sub> = 3.3 V		1.65		V
	Threshold Float / 1	V <sub>CC</sub> = 3.3 V		2.7		V
R <sub>PU</sub>	Internal pull-up resistance			35		$k\Omega$
R <sub>PD</sub>	Internal pull-down resistance			95		kΩ
2-State CMOS	S Input (DPEN, Test1, Test2, SNOOPENZ,	HPDIN) DPEN, TEST1 and TEST2 are F	ailsafe.			
V <sub>IH</sub>	High-level input voltage		2		3.6	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
R <sub>PD</sub>	Internal pull-down resistance for DPEN			500		kΩ
R <sub>(ENPD)</sub>	Internal pull-down resistance for SNOOPENZ (pin 29), and HPDIN (pin 32)			150		kΩ
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 3.6 V	-25		25	μA
I <sub>IL</sub>	Low-level input current	$V_{IN} = GND, V_{CC} = 3.6 \text{ V}$	-25		25	μA
I <sup>2</sup> C Control P	ins SCL, SDA					
V <sub>IH</sub>	High-level input voltage	I2C_EN = 0	0.7 x V <sub>(I2C)</sub>		3.6	V
V <sub>IL</sub>	Low-level input voltage	I2C_EN = 0	0		0.3 x V <sub>(I2C)</sub>	V
V <sub>OL</sub>	Low-level output voltage	I2C_EN = 0; I <sub>OL</sub> = 3 mA	0		0.4	V
I <sub>OL</sub>	Low-level output current	I2C_EN = 0; V <sub>OL</sub> = 0.4 V	20			mA
I <sub>I(I2C)</sub>	Input current on SDA pin	0.1 x V <sub>(I2C)</sub> < Input voltage < 3.3 V	-10		10	μA
C <sub>I(I2C)</sub>	Input capacitance				10	pF
C <sub>(I2C_FM+_BUS)</sub>	I2C bus capacitance for FM+ (1MHz)				150	pF
C <sub>(I2C_FM_BUS)</sub>	I2C bus capacitance for FM (400kHz)				150	pF
R <sub>(EXT_I2C_FM+)</sub>	External resistors on both SDA and SCL when operating at FM+ (1MHz)	C <sub>(I2C_FM+_BUS)</sub> = 150 pF	620	820	910	Ω
R <sub>(EXT_I2C_FM)</sub>	External resistors on both SDA and SCL when operating at FM (400kHz)	C <sub>(I2C_FM_BUS)</sub> = 150 pF	620	1500	2200	Ω



## 6.7 AC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DisplayPort Transr	nitter (OUTDP[3:0]p or OUTDP[3:0]n)					
V <sub>TX(DIFF-PP)</sub>	Transmitter dynamic differential voltage	e swing range.		1500		mV <sub>PP</sub>
V <sub>TX(RCV-DETECT)</sub>	Amount of voltage change allowed duri	ng receiver detection			600	mV
V <sub>TX(CM-AC-PP-ACTIVE)</sub>	Tx AC common-mode voltage active	Max mismatch from Txp + Txn for both time and amplitude			100	$mV_{PP}$
V <sub>TX(IDLE-DIFF-AC-PP)</sub>	AC electrical idle differential peak-to- peak output voltage	At package pins	0		10	mV
$V_{TX(IDLE-DIFF-DC)}$	DC electrical idle differential output voltage	At package pins after low pass filter to remove AC component	0		14	mV
R <sub>TX(DIFF)</sub>	Differential impedance of the driver		75		120	Ω
C <sub>AC(COUPLING)</sub>	AC coupling capacitor		75		265	nF
R <sub>TX(CM)</sub>	Common-mode impedance of the driver	Measured with respect to AC ground over 0–500 mV	18		30	Ω
C <sub>TX(PARASITIC)</sub>	TX input capacitance for return loss	At package pins, at 2.5GHz			1.25	pF
D	Differential return less	50 MHz – 1.25 GHz at 90 Ω		-15		dB
R <sub>LTX(DIFF)</sub>	Differential return loss	2.5 GHz at 90 Ω		-12		dB
R <sub>LTX(CM)</sub>	Common-mode return loss	50 MHz – 2.5 GHz at 90 Ω		-13		dB
I <sub>TX(SHORT)</sub>	TX short circuit current	TX± shorted to GND			67	mA
V <sub>TX(DC-CM)</sub>	Common-mode voltage bias in the tran	smitter (DC)	0		0	V
AC Characteristics						
Crosstalk	Differential crosstalk between TX and RX signal pairs	at 2.5 GHz		-30		dB
C <sub>(P1dB-LF)</sub>	Low frequency 1-dB compression point	at 100 MHz, 200 mV <sub>PP</sub> < V <sub>ID</sub> < 2000 mV <sub>PP</sub>		1300		$mV_{PP}$
$C_{(P1dB\text{-}HF)}$	High frequency 1-dB compression point	at 2.5 GHz, 200 mV <sub>PP</sub> < V <sub>ID</sub> < 2000 mV <sub>PP</sub>		1300		$mV_PP$
$f_{LF}$	Low frequency cutoff	$200 \text{ mV}_{PP} < V_{ID} < 2000 \text{ mV}_{PP}$		20	50	kHz
	TV output deterministic litter	200 mV <sub>PP</sub> < V <sub>ID</sub> < 2000 mV <sub>PP</sub> , PRBS7, 5 Gbps		0.05		Ulpp
	TX output deterministic jitter	200 mV <sub>PP</sub> < V <sub>ID</sub> < 2000 mV <sub>PP</sub> , PRBS7, 8.1 Gbps		0.08		Ulpp
	TV output total litter	200 mV <sub>PP</sub> < V <sub>ID</sub> < 2000 mV <sub>PP</sub> , PRBS7, 5 Gbps		0.08		Ulpp
	TX output total jitter	200 mV <sub>PP</sub> < V <sub>ID</sub> < 2000 mV <sub>PP</sub> , PRBS7, 8.1 Gbps		0.135		Ulpp
DisplayPort Receive	ver (INDP[3:0]p or INDP[3:0]n)	·			·	
$V_{ID(PP)}$	Peak-to-peak input differential dynamic	voltage range		2000		V
V <sub>IC</sub>	Input common mode voltage		0		2	V
C <sub>(AC)</sub>	AC coupling capacitance		75		200	nF
$E_{Q(DP)}$	Receiver equalization	DPEQ[1:0] at 4.05 GHz			14	dB
$d_R$	Data rate	HBR3			8.1	Gbps
R <sub>(ti)</sub>	Input termination resistance		80	100	120	Ω
AUXp or AUXn						
V <sub>(AUXP_DC_CM)</sub>	AUX Channel DC common mode voltage for AUXp	V <sub>CC</sub> = 3.3 V	0		0.4	V
V <sub>(AUXN_DC_CM)</sub>	AUX Channel DC common mode voltage for AUXn	V <sub>CC</sub> = 3.3 V	2.7		3.6	٧



## 6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
t <sub>DIFF_DLY</sub>	Differential Propagation Delay	See Figure 7			300	ps
t <sub>R,</sub> t <sub>F</sub>	Output Rise/Fall time (see Figure 9)	20%-80% of differential voltage measured 1 inch from the output pin	40			ps
t <sub>RF_MM</sub>	Output Rise/Fall time mismatch	20%-80% of differential voltage measured 1 inch from the output pin			2.6	ps


## 6.9 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT	
DPEN and HPD	IN					
t <sub>DPEN_DEBOUNCE</sub>	DPEN and HPDIN debounce time	when transitioning from H to L.	2		10 ms	
I <sup>2</sup> C (Refer to Fig	ure 6)					
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency				1 MHz	
t <sub>BUF</sub>	Bus free time between START and	d STOP conditions	0.5		μs	
t <sub>HDSTA</sub>	Hold time after repeated START coclock pulse is generated	Hold time after repeated START condition. After this period, the first clock pulse is generated				
$t_{LOW}$	Low period of the I <sup>2</sup> C clock		0.5		μs	
t <sub>HIGH</sub>	High period of the I <sup>2</sup> C clock		0.26		μs	
t <sub>SUSTA</sub>	Setup time for a repeated START	condition	0.26		μs	
t <sub>HDDAT</sub>	Data hold time		0		μS	
t <sub>SUDAT</sub>	Data setup time		50		ns	
t <sub>R</sub>	Rise time of both SDA and SCL sign	gnals		1:	20 ns	
t <sub>F</sub>	Fall time of both SDA and SCL sig	20 × (V <sub>(I2C)</sub> /5.5 V)	1:	20 ns		
t <sub>susto</sub>	Setup time for STOP condition		0.26		μS	
C <sub>b</sub>	Capacitive load for each bus line			1:	50 pF	



## 6.10 Typical Characteristics



Copyright © 2017, Texas Instruments Incorporated



## 7 Parameter Measurement Information




Figure 6. I<sup>2</sup>C Timing Diagram Definitions




Figure 7. Propagation Delay




Figure 8. Electrical Idle Mode Exit and Entry Delay




Figure 9. Output Rise and Fall Times



## 8 Detailed Description


#### 8.1 Overview

The TDP142 is a DisplayPort<sup>TM</sup> linear re-driver that supports up to 8.1 Gbps for each lane. Additionally, its transparency to the DP link training makes TDP142 a position independent device, suitable for source/sink or cable application.

The TDP142 helps the system to pass compliance of both transmitter and receiver for DisplayPort version 1.4 HBR3. The re-driver recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. Each channel has a receiver equalizer with selectable gain settings. The equalization should be set based on the amount of insertion loss before the TDP142 receivers. The equalization control can be controlled by DPEQ[1:0] pins or I<sup>2</sup>C registers.

The device ultra-low-power architecture operates at a 3.3-V power supply and achieves enhanced performance. Also, it comes in a commercial temperature range and industrial temperature range.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated



#### 8.3 Feature Description

#### 8.3.1 DisplayPort

The TDP142 supports up to 4 DisplayPort lanes at data rates up to 8.1Gbps (HBR3). The TDP142 monitors the native AUX traffic as it traverses between DisplayPort source and DisplayPort sink. For the purposes of reducing power, the TDP142 manages the number of active DisplayPort lanes based on the content of the AUX transactions. The TDP142 snoops native AUX writes to DisplayPort sink's DPCD registers 0x00101 (LANE\_COUNT\_SET) and 0x00600 (SET\_POWER\_STATE). TDP142 disables/enables lanes based on value written to LANE\_COUNT\_SET. The TDP142 disables all lanes when SET\_POWER\_STATE is in the D3. Otherwise active lanes will be based on value of LANE COUNT\_SET.

DisplayPort AUX snooping is enabled by default but can be disabled by changing the AUX\_SNOOP\_DISABLE register. Once AUX snoop is disabled, management of TDP142 DisplayPort lanes are controlled through various configuration registers. When TDP142 is enabled for GPIO mode (I2C\_EN = "0"), the SNOOPENZ pin can be used to disable AUX snooping. When SNOOPENZ pin is high, the AUX snooping functionality is disabled and all four DisplayPort lanes will be active.

### 8.3.2 4-level Inputs

The TDP142 has (I2C\_EN, A0, and DPEQ[1:0]) 4-level inputs pins that are used to control the equalization gain and place TDP142 into different modes of operation. These 4-level inputs utilize a resistor divider to help set the 4 valid levels and provide a wider range of control settings. There are internal pull-up and pull-down and combine with the external resistor connection to achieve the desired voltage level.

 LEVEL
 SETTINGS

 0
 Option 1: Tie 1 k $\Omega$  5% to GND. Option 2: Tie directly to GND.

 R
 Tie 20 k $\Omega$  5% to GND.

 F
 Float (leave pin open)

 1
 Option 1: Tie 1 k $\Omega$  5% to V<sub>CC</sub>. Option 2: Tie directly to V<sub>CC</sub>.

**Table 1. 4-Level Control Pin Settings** 

#### **NOTE**

All four-level inputs are latched on rising edge of internal reset. After  $t_{cfg\_hd}$ , the internal pull-up and pull-down resistors will be isolated in order to save power.

#### 8.3.3 Receiver Linear Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TDP142. The receiver overcomes these losses by attenuating the low frequency components of the signals with respect to the high frequency components. The proper gain setting should be selected to match the channel insertion loss before the input of the TDP142 receivers. Two 4-level inputs pins enable up to 16 possible equalization settings. The TDP142 also provides the flexibility of adjusting settings through I<sup>2</sup>C registers.



#### 8.4 Device Functional Modes

#### 8.4.1 Device Configuration in GPIO Mode

The TDP142 is in GPIO configuration when I2C\_EN = "0". The DPEN pin controls whether DisplayPort is enabled and SNOOPENZ pin controls whether AUX snoop mode is enabled.

#### 8.4.2 Device Configuration In I<sup>2</sup>C Mode

The TDP142 is in  $I^2C$  mode when  $I2C\_EN$  is not equal to "0". The same configurations defined in GPIO mode are also available in  $I^2C$  mode. The TDP142 DisplayPort configuration is programmed based on the *Programming* section .

#### 8.4.3 Linear EQ Configuration

The receiver equalization gain value can be controlled either through I<sup>2</sup>C registers or through GPIOs. Table 2 details the gain value for each available combination when TDP142 is in GPIO mode. The I<sup>2</sup>C mode can do the same option or even individual lane EQ setting by updating registers DP0EQ\_SEL, DP1EQ\_SEL, DP2EQ\_SEL, and DP3EQ SEL.

Table 2. TDP142 Receiver Equalization GPIO Control

Foundation Coulom #	ALL DISPLAYPORT LANES							
Equalization Setting #	DPEQ1 PIN LEVEL	DPEQ0 PIN LEVEL	EQ GAIN at 4.05 GHz (dB)					
0	0	0	1.0					
1	0	R	3.3					
2	0	F	4.9					
3	0	1	6.5					
4	R	0	7.5					
5	R	R	8.6					
6	R	F	9.5					
7	R	1	10.4					
8	F	0	11.1					
9	F	R	11.7					
10	F	F	12.3					
11	F	1	12.8					
12	1	0	13.2					
13	1	R	13.6					
14	1	F	14.0					
15	1	1	14.4					



## 8.4.4 Operation Timing - Power Up




Figure 10. Power-Up Timing

Table 3. Power-Up Timing<sup>(1)(2)</sup>

PARAMETER		MIN	MAX	UNIT
t <sub>d_pg</sub>	V <sub>CC</sub> (minimum) to Internal Power Good asserted high		500	μs
t <sub>cfg_su</sub>	CFG(1) pins setup(2)	50		μs
t <sub>cfg_hd</sub>	CFG(1) pins hold	10		μs
t <sub>VCC_RAMP</sub>	VCC supply ramp requirement		100	ms

Following pins comprise CFG pins: I2C\_EN, DPEQ[1:0]. Recommend CFG pins are stable when  $\rm V_{CC}$  is at min.



#### 8.5 Programming

For further programmability, the TDP142 can be controlled using  $I^2C$ . When  $I2C\_EN !=0$ , the SCL and SDA pins are used for  $I^2C$  clock and  $I^2C$  data respectively.

Table 4. TDP142 I<sup>2</sup>C Target Address

DPEQ0/A1 PIN LEVEL	A0 PIN LEVEL	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
0	0	1	0	0	0	1	0	0	0/1
0	R	1	0	0	0	1	0	1	0/1
0	F	1	0	0	0	1	1	0	0/1
0	1	1	0	0	0	1	1	1	0/1
R	0	0	1	0	0	0	0	0	0/1
R	R	0	1	0	0	0	0	1	0/1
R	F	0	1	0	0	0	1	0	0/1
R	1	0	1	0	0	0	1	1	0/1
F	0	0	0	1	0	0	0	0	0/1
F	R	0	0	1	0	0	0	1	0/1
F	F	0	0	1	0	0	1	0	0/1
F	1	0	0	1	0	0	1	1	0/1
1	0	0	0	0	1	1	0	0	0/1
1	R	0	0	0	1	1	0	1	0/1
1	F	0	0	0	1	1	1	0	0/1
1	1	0	0	0	1	1	1	1	0/1

The following procedure should be followed to write to TDP142 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TDP142 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The TDP142 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within TDP142) to be written, consisting of one byte of data, MSB-first.
- 4. The TDP142 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the I<sup>2</sup>C register.
- 6. The TDP142 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TDP142.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the TDP142 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the TDP142 7-bit address and a one-value "W/R" bit to indicate a read cycle.
- 2. The TDP142 acknowledges the address cycle.
- 3. The TDP142 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the T I<sup>2</sup>C register occurred prior to the read, then the TDP142 shall start at the sub-address specified in the write.
- 4. The TDP142 shall wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the TDP142 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).



The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TDP142 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The TDP142 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within TDP142) to be written, consisting of one byte of data, MSB-first.
- 4. The TDP142 acknowledges the sub-address cycle.
- 5. The master terminates the write operation by generating a stop condition (P).

#### **NOTE**

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the  $I^2C$  master terminates the read operation. If a  $I^2C$  address write occurred prior to the read, then the reads start at the sub-address specified by the address write.

## Table 5. Register Legend

ACCESS TAG	NAME	MEANING
R	Read	The field may be read by software
W	Write	The field may be written by software
S	Set	The field may be set by a write of one. Writes of zeros to the field have no effect.
С	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.
U	Update	Hardware may autonomously update this field.
NA	No Access	Not accessible or not applicable



## 8.6 Register Maps

## 8.6.1 General Register (address = 0x0A) [reset = 00000001]

Figure 11. General Registers

7	6	5	4	3	2	1 0	
Rese	rved	SWAP_HPDIN	EQ_OVERRID E	HPDIN_OVRRI DE	Reserved.	CTLSEL[1:0].	
R	_	R/W	R/W	R/W	R/W	R/W	


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 6. General Registers**

Bit	Field	Туре	Reset	Description
7:6	Reserved	R	00	Reserved.
5	SWAP_HPDIN	R/W	0	0 – HPDIN is in default location (Default) 1 – HPDIN location is swapped (PIN 23 to PIN 32, or PIN 32 to PIN 23).
4	EQ_OVERRIDE	R/W	0	Setting of this field will allow software to use EQ settings from registers instead of value sample from pins.  0 – EQ settings based on sampled state of the EQ pins (DPEQ[1:0]).  1 – EQ settings based on programmed value of each of the EQ registers
3	HPDIN_OVRRIDE	R/W	0	0 – HPD based on state of HPDIN pin (Default) 1 – HPD high.
2	Reserved	R/W	0	Reserved.
1:0	CTLSEL[1:0]	R/W	01	Upon power-on, software must write 2'b10 to enable DisplayPort functionality. If DisplayPort functionality is not required, then software must write 2'b00 to disable DisplayPort.  00 - Shutdown. DP disabled and lowest power state.  01 - DP disabled but not in lowest power state.  10 - DP enabled  11 - Reserved.

## 8.6.2 DisplayPort Control/Status Registers (address = 0x10) [reset = 00000000]

## Figure 12. DisplayPort Control/Status Registers (0x10)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 7. DisplayPort Control/Status Registers (0x10)

Bit	Field	Туре	Reset	Description
7:4	DP1EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 1. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 1 based on value written to this field.
3:0	DP0EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 0. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 0 based on value written to this field.



## 8.6.3 DisplayPort Control/Status Registers (address = 0x11) [reset = 00000000]

### Figure 13. DisplayPort Control/Status Registers (0x11)

7	6	5	4	3	2	1	0
	DP3E	Q_SEL			DP2E	Q_SEL	
R/W/U					RΛ	V/U	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8. DisplayPort Control/Status Registers (0x11)

Bit	Field	Туре	Reset	Description
7:4	DP3EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 3. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 3 based on value written to this field.
3:0	DP2EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 2. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 2 based on value written to this field.

## 8.6.4 DisplayPort Control/Status Registers (address = 0x12) [reset = 00000000]

Figure 14. DisplayPort Control/Status Registers (0x12)

7	6	5	4	3	2	1	0		
Reserved	SET_POW	ER_STATE	LANE_COUNT_SET						
R	F	RU		RU					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 9. DisplayPort Control/Status Registers (0x12)

Bit	Field	Туре	Reset	Description
7	Reserved	R	0	Reserved.
6:5	SET_POWER_STATE	R/U	00	This field represents the snooped value of the AUX write to DPCD address 0x00600. When AUX_SNOOP_DISABLE = 1'b0, the TDP142 will enable/disable DP lanes based on the snooped value. When AUX_SNOOP_DISABLE = 1'b1, then DP lane enable/disable are determined by state of DPx_DISABLE registers, where x = 0, 1, 2, or 3. This field is reset to 2'b00 by hardware when CTLSEL1 registers changes from a 1'b1 to a 1'b0.
4:0	LANE_COUNT_SET	R/U	00000	This field represents the snooped value of AUX write to DPCD address 0x00101 register. When AUX_SNOOP_DISABLE = 1'b0, TDP142 will enable DP lanes specified by the snoop value. Unused DP lanes will be disabled to save power. When AUX_SNOOP_DISABLE = 1'b1, then DP lanes enable/disable are determined by DPx_DISABLE registers, where x = 0, 1, 2, or 3. This field is reset to 0x0 by hardware when CTLSEL1 register changes from a 1'b1 to a 1'b0.



## 8.6.5 DisplayPort Control/Status Registers (address = 0x13) [reset = 00000000]

## Figure 15. DisplayPort Control/Status Registers (0x13)

7	6	5	4	3	2	1	0
AUX_SNOOP_ DISABLE	Reserved	AUX_SB	U_OVR	DP3_DISABLE	DP2_DISABLE	DP1_DISABLE	DP0_DISABLE
R/W	R	R/\	W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 10. DisplayPort Control/Status Registers (0x13)

Bit	Field	Туре	Reset	Description
7	AUX_SNOOP_DISABLE	R/W	0	0 – AUX snoop enabled. (Default) 1 – AUX snoop disabled.
6	Reserved	R	0	Reserved.
5:4	Reserved	R/W	00	Reserved.
3	DP3_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 3. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 3 functionality.  0 – DP Lane 3 Enabled (default)  1 – DP Lane 3 Disabled.
2	DP2_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 2. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 2 functionality.  0 – DP Lane 2 Enabled (default)  1 – DP Lane 2 Disabled.
1	DP1_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 1. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 1 functionality.  0 – DP Lane 1 Enabled (default) 1 – DP Lane 1 Disabled.
0	DP0_DISABLE	R/W	0	DISABLE. When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 0. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 0 functionality.  0 – DP Lane 0 Enabled (default)  1 – DP Lane 0 Disabled.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TDP142 is a linear redriver designed specifically to compensate the inter-symbol interference (ISI) jitter caused by signal attenuation through a passive medium like PCB traces and cable. It can be used in Source, Sink, and cable applications, where the device is transparent to the link training. For illustrating purposes, this section shows the implementations of Source application and Sink application. Figure 16 and Figure 17 are the high level block diagram for DisplayPort Source side application and DisplayPort Sink side application respectively, where the TDP142 is snooping both channels of AUX signal and HPD signal.




Figure 16. Source Application for TDP142

0 Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## **Application Information (continued)**




Figure 17. The Implementation of Sink Application

Copyright © 2017, Texas Instruments Incorporated



#### 9.2 Typical Application

#### 9.2.1 Source Application Implementation

Figure 18 shows the schematic for the Source side application. The TDP142 is placed between the DisplayPort Graphics Processor Unit (GPU) and the DisplayPort receptacle. The TDP142 monitors AUX traffic for power management purposes when SNOOPENZ is low.




Figure 18. The Block Diagram of DisplayPort Source Application

#### 9.2.1.1 Design Requirement

Submit Documentation Feedback

The TDP142 can be designed into many types of applications. All applications have certain requirements for the system to work properly. For example, source application uses different hardware configuration on the HPD channel and AUX channel from a sink application. The device can be configured by using I2C. However, the GPIO configuration is provided as I2C is not available in all cases. Additionally, because sources may have different naming conventions, please confirm the link between source and receptacle is correctly mapped through the TDP142.

**Table 11. Design Parameters** 

PARAMETER	VALUE
Maximum Operating data rate (RBR, HBR, HBR2, or HBR3)	HBR3 (8.1 Gbps)
Supply voltage	3.3V
Trace length/width of A	12 inch /6 mil width
Trace length/width of B	2 inch/ 6 mil width
Main link AC decoupling capacitor (75 nF to 265 nF)	Recommend 100nF
Control mode (I2C or GPIO)	GPIO (I2C_EN = 0)
Dual Mode DisplayPort Support (Yes/No)	Yes. SNOOPENZ must be connected to CONFIG1 thru a buffer.



#### 9.2.1.2 Detail Design Procedure

Designing in the TDP142 requires the following:

- Determine the loss profile on the DisplayPort input (A) and output (B) channels. See Figure 20 for 6 mil trace insertion loss.
- Based upon the loss profile, determine the optimal configuration for the TDP142, to pass electrical compliance. DPEQ[1:0] must be set to appropriate value. For this case, 12-in of FR4 trace approximately equates to 8 dB loss at 4.05 GHz. Therefore, DPEQ1 should be tied 20k ohms to ground and DPEQ0 should be tied 1 kΩ to ground.
- See Figure 18 for information of Source application on using the AC coupling capacitors, control pin resistors, and for recommended decouple capacitors from VCC pins to ground.
  - AUX: AUXP should have a 100 k $\Omega$  pull-down resistor and AUXN should have a 100 k $\Omega$  pull-up resistor. These 100 k $\Omega$  resistors must be on the TDP142 side of the 100 nF capacitors.
  - HPDIN is used to enable or disable DisplayPort functionality for power saving. The HPD signal should be routed to either pin 23 or pin 32 based on the GPIO/I2C mode.

Pin 23

Table 12. HPD GPIO/I2C Selection

- For the application supporting Dual mode DisplayPort: SNOOPENZ pin must be connected to the CONFIG1 on DisplayPort Receptacle through a buffer like the SN74AHC125. The buffer is needed because the internal pulldown on SNOOPENZ pin is too strong to register a valid VIH when a Dual mode adapter is plugged into the DisplayPort receptacle.
- Configure the TDP142 using the GPIO terminals or the I2C interface:

I2C (I2C\_EN != 0)

- GPIO Using the terminals DPEQ0 and DPEQ1.
- I2C Refer to the I2C Register Maps and the Programming section for a detail configuration procedures.
- The thermal pad must be connected to ground.



#### 9.2.2 Sink Application Implementation

Figure 19 is the schematic for the Sink application, and the left side of TDP142 is connected to DisplayPort receptacle and the right side of TDP142 is connected to Scaler or DisplayPort sink.




Figure 19. The Block diagram of DisplayPort Sink Application

## 9.2.2.1 Design Requirements

For this design example, the parameters listed in Table 13 are used.

**Table 13. Design Parameters** 

PARAMETER	VALUE
Maximum Operating data rate (RBR, HBR, HBR2, or HBR3)	HBR3 (8.1Gbps)
Supply voltage	3.3V
Trace length/width of C	12 inch/ 6 mil
Trace length/width of D	2 inch/ 6 mil
Main link AC decoupling capacitor (75 nF to 265 nF)	Recommend 100 nF
Control mode (I2C or GPIO)	GPIO (I2C_EN = 0)



#### 9.2.2.2 Detailed Design Procedure

The design procedure for Sink application is listed as follows:

- Determine the loss profile on the DP input (C) and output (D) channels and cables. See Figure 20 for 6 mil trace insertion loss.
- Based upon the loss profile, determine the optimal configuration for the TDP142, to pass electrical compliance.
- See Figure 19 for information of Sink application on using the AC coupling capacitors, control pin resistors, and for recommended decouple capacitors from VCC pins to ground.
  - AUX: AUXP has a 1 M $\Omega$  pull-up resistor and AUXN should have a 1 M $\Omega$  pull-down resistor. Theses 1 M $\Omega$ resistors must be on the TDP142 side of the 100 nF capacitors.
  - HPDIN: The HPD signal should be routed to either pin 23 or pin 32 based on the GPIO/I2C mode. In that way, the TDP142 will always be able to conserve power when a source is not connected.

MODE	HPD								
GPIO (I2C_EN = 0)	Pin 32								
10C (10C EN L 0)	Din 22								

Table 14. HPD GPIO/I2C Selection

- Configure the TDP142 using the GPIO terminals or the I2C interface:
  - GPIO Using the terminals DPEQ0 and DPEQ1.
  - It is recommended to start a higher equalization value like 13 dB and 15 dB first and adjust the value if necessary.
  - I2C Refer to the I2C Register Maps and the Programming section for a detail configuration procedures.
- The thermal pad must be connected to ground.

#### 9.2.3 Application Curve




Figure 20. Insertion Loss of FR4 PCB Traces

## 10 Power Supply Recommendations

Copyright © 2017, Texas Instruments Incorporated

The TDP142 is designed to operate with a 3.3-V power supply. Levels above those listed in the Absolute Maximum Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors should be used to reduce noise and improve power supply integrity. A 0.1-µF capacitor should be used on each power pin.



## 11 Layout

#### 11.1 Layout Guidelines

- 1. INDP[3:0]P/N and OUTDP[3:0]P/N pairs should be routed with controlled  $100-\Omega$  differential impedance  $(\pm 10\%)$ .
- 2. Keep away from other high speed signals.
- 3. Intra-pair routing should be kept to within 5 mils.
- 4. Inter-pair skew should be kept within 2 UI according to the DisaplyPort Design Guide
- 5. Length matching should be near the location of mismatch.
- 6. Each pair should be separated at least by 3 times the signal trace width.
- 7. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- 8. Route all differential pairs on the same of layer.
- 9. The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- 10. Refer to figure 28, the layout might face signal crossing on OUTDP2 and OUTDP3 due to mismatched order between the output pins of the device and the connector. One of the solutions is to do polarity swap on the input of the device when GPU is BGA package. It can minimize the number of VIAS being used.
- 11. Keep traces on layers adjacent to ground plane.
- 12. Do NOT route differential pairs over any plane split.
- 13. Adding Test points will cause impedance discontinuity, and therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

#### 11.2 Layout Example




Figure 21. Layout Example



#### **Layout Example (continued)**

Figure 22 demonstrates the solution of mismatched order between the output of the device and the DisplayPort connector for the source using BGA package. Top image of Figure 22 shows the crossing section between TDP142 and connector. Usually, Vias would be applied to avoid the cross, but using Via can attenuate the signal integrity. Therefore, the polarity swap would be implemented at the input of TDP142. The bottom image shows there is no more crossing section between the TDP142 and connector, which can minimize the number of Vias being used. Note that, the solution is only useful for the source using BGA package.



Figure 22. Layout Example, Top: signal crossing on the output. Bottom: INDP2 and INDP3 Polarity Swap



## 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 15. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TDP142	Click here	Click here	Click here	Click here	Click here	
TDP142I	Click here	Click here	Click here	Click here	Click here	

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





5-Oct-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TDP142IRNQR	PREVIEW	WQFN	RNQ	40	3000	TBD	Call TI	Call TI	-40 to 85		
TDP142IRNQT	PREVIEW	WQFN	RNQ	40	250	TBD	Call TI	Call TI	-40 to 85		
TDP142RNQR	PREVIEW	WQFN	RNQ	40	3000	TBD	Call TI	Call TI	0 to 70		
TDP142RNQT	PREVIEW	WQFN	RNQ	40	250	TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






5-Oct-2017



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.