

# LM3481 High Efficiency Low-Side N-Channel Controller for Switching Regulators

### **General Description**

The LM3481 is a versatile Low-Side N-FET high performance controller for switching regulators. It is suitable for use in topologies requiring a low-side FET, such as boost, flyback, SEPIC, etc. The LM3481 can be operated at extremely high switching frequencies in order to reduce the overall solution size. The switching frequency of the LM3481 can be adjusted to any value between 100 kHz and 1 MHz by using a single external resistor or by synchronizing it to an external clock. Current mode control provides superior bandwidth and transient response in addition to cycle-by-cycle current limiting. Current limit can be programmed with a single external resistor.

The LM3481 has built in protection features such as thermal shutdown, short-circuit protection and over voltage protection. Power saving shutdown mode reduces the total supply current to  $5\mu A$  and allows power supply sequencing. Internal soft-start limits the inrush current at start-up.

### **Key Specifications**

- Wide supply voltage range of 2.97V to 48V
- 100 kHz to 1 MHz Adjustable and Synchronizable clock frequency
- ±1.5% (over temperature) internal reference
- 10 µA shutdown current (over temperature)


### **Features**

- 10-lead MSOP package
- Internal push-pull driver with 1A peak current capability
- Current limit and thermal shutdown
- Frequency compensation optimized with a capacitor and a resistor
- Internal softstart
- Current Mode Operation
- Adjustable Undervoltage Lockout with Hysteresis
- Pulse Skipping at Light Loads

### **Applications**


- Distributed Power Systems
- Notebook, PDA, Digital Camera, and other Portable Applications
- Offline Power Supplies
- Set-Top Boxes

## **Typical Application Circuit**



Typical SEPIC Converter

# **Connection Diagram**



10-Lead Mini SOIC Package (MSOP-10 Package)

# **Package Marking and Ordering Information**

Order Number Package Type		Package Marking	Supplied As:
LM3481MM	MSOP-10	SJPB	1000 units on Tape and Reel
LM3481MMX	MSOP-10	SJPB	3500 units on Tape and Reel

# **Pin Description**

Pin Name	Pin Number	Description	
I <sub>SEN</sub>	1	Current sense input pin. Voltage generated across an external sense resistor is fed into this pin.	
UVLO	2	Under voltage lockout pin. A resistor divider from $V_{\rm IN}$ to ground is connected to the UVLO pin. The ratio of these resistances determine the input voltage which allows switching and the hysteresis to disable switching.	
COMP	3	Compensation pin. A resistor and capacitor combination connected to this pin provides compensation for the control loop.	
FB	4	Feedback pin. Inverting input of the error amplifier.	
AGND	5	Analog ground pin. Internal bias circuitry reference. Should be connected to PGND at a single point.	
FA/SYNC/SD	6	Frequency adjust, synchronization, and shutdown pin. A resistor connected from this pin to ground sets the oscillator frequency. An external clock signal at this pin will synchronize the controller to the frequency of the clock. A high level on this pin for $\geq 30~\mu s$ will turn the device off and the device will then draw 5 $\mu A$ from the supply typically.	
PGND	7	Power ground pin. External power circuitry reference. Should be connected to AGND at a single point.	
DR	DR 8 Drive pin of the IC. The gate of the external connected to this pin.		
V <sub>CC</sub>	9	Driver supply voltage pin. Typically a capacitor is tied from the $\rm V_{\rm CC}$ pin to ground.	
V <sub>IN</sub>	10	Power supply input pin.	

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V <sub>IN</sub> pin Voltage	-0.4V to 50V
FB Pin Voltage	-0.4V to 6V
FA/SYNC/SD Pin Voltage	-0.4V to 6V
COMP Pin Voltage	-0.4V to 6V
UVLO Pin Voltage	-0.4V to 6V
V <sub>CC</sub> Pin Voltage	-0.4V to 6V
DR Pin Voltage	-0.4V to 6V
I <sub>SEN</sub> Pin Voltage	-0.4V to 600 mV
Peak Driver Output Current	1.0A
Power Dissipation	Internally Limited

Storage Temperature Range	−65°C to +150°C
Junction Temperature	+150°C
ESD Susceptibilty	
Human Body Model (Note 2)	2 kV
Lead Temperature	
MM Package	
Vapor Phase (60 sec.)	215°C
Infared (15 sec.)	220°C

## **Operating Ratings** (Note 1)

Supply Voltage 2.97V to 48V

Junction Temperature Range -40°C to +125°C

Switching Frequency

Switching Frequency

Range 100 kHz to 1 MHz

### **Electrical Characteristics**

 $V_{IN}$ =12V,  $R_{FA}$ =40 k $\Omega$  unless otherwise indicated under the **Conditions** column. Typicals and limits appearing in plain type apply for  $T_J$  = 25°C. Limits appearing in **boldface type** apply over the full **Operating Temperature Range** (-40°C to 125°C). Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis. (Notes 3, 4)

Symbol	Parameter	Conditions	Min	Typical	Max	Units
V <sub>FB</sub>	Feedback Voltage	$V_{COMP} = 1.4V,$ $2.97 \le V_{IN} \le 48V$	1.256	1.275	1.294	V
$\Delta V_{LINE}$	Feedback Voltage Line Regulation	2.97 ≤ V <sub>IN</sub> ≤ 48V		0.003		%/V
$\Delta V_{LOAD}$	Output Voltage Load Regulation	I <sub>EAO</sub> Source/Sink		±0.5		%/V
V <sub>UVLOSEN</sub>	Undervoltage Lockout Reference Voltage	V <sub>UVLO</sub> Ramping Down	1.345	1.430	1.517	V
I <sub>UVLO</sub>	UVLO Source Current	Enabled	3	5	6	μA
V <sub>UVLOSD</sub>	UVLO Shutdown Voltage			0.7		V
I <sub>COMP</sub>	COMP pin Current Sink	V <sub>FB</sub> = 0V		640		μA
V <sub>COMP</sub>		V <sub>FB</sub> = 1.275V		1		V
f <sub>nom</sub>	Nominal Switching Frequency	$R_{FA} = 40 \text{ k}\Omega$	406	475	550	kHz
V <sub>sync-HI</sub>	Threshold for Synchronization on FA/SYNC/SD pin	Synchronization Voltage Rising		1.4		V
V <sub>sync-LOW</sub>	Threshold for Synchronization on FA/SYNC/SD pin	Synchronization Voltage Falling		0.7		V
R <sub>DS1 (ON)</sub>	Driver Switch On Resistance (top)	I <sub>DR</sub> = 0.2A, V <sub>IN</sub> = 5V		4		Ω
R <sub>DS2 (ON)</sub>	Driver Switch On Resistance (bottom)	I <sub>DR</sub> = 0.2A		2		Ω
.,	Maximum Drive Voltage Swing(Note 6)	V <sub>IN</sub> < 6V		V <sub>IN</sub>		- v
V <sub>DR (max)</sub>		V <sub>IN</sub> ≥ 6V		6		
D <sub>max</sub>	Maximum Duty Cycle			85		%
t <sub>min</sub> (on)	Minimum On Time			250		ns
I <sub>SUPPLY</sub>	Supply Current (switching)	(Note 8)		3.7	5.0	mA
	Quiescent Current in Shutdown Mode	$V_{FA/SYNC/SD} = 3V(Note 9),$ $V_{IN} = 12V$		9	15	
I <sub>Q</sub>		$V_{FA/SYNC/SD} = 3V(Note 9),$ $V_{IN} = 5V$		5	10	— μA

Symbol	Parameter	Conditions	Min	Typical	Max	Units
V <sub>SENSE</sub>	Current Sense Threshold Voltage		100	160	190	mV
V <sub>SC</sub>	Over Load Current Limit Sense Voltage		157	220	275	mV
V <sub>SL</sub>	Internal Compensation Ramp Voltage			90		mV
V <sub>OVP</sub>	Output Over-voltage Protection (with respect to feedback voltage) (Note 7)	V <sub>COMP</sub> = 1.4V	26	85	135	mV
V <sub>OVP(HYS)</sub>	Output Over-Voltage Protection Hysteresis	V <sub>COMP</sub> = 1.4V	28	70	106	mV
Gm	Error Amplifier Transconductance	V <sub>COMP</sub> = 1.4V	216	450	690	μmho
A <sub>VOL</sub>	Error Amplifier Voltage Gain	$V_{COMP} = 1.4V$ $I_{EAO} = 100 \mu A (Source/Sink)$	35	60	66	V/V
I <sub>EAO</sub>	Error Amplifier Output Current (Source/ Sink)	Source, V <sub>COMP</sub> = 1.4V, V <sub>FB</sub> = 1.1V	475	640	837	μΑ
		Sink, $V_{COMP} = 1.4V$ , $V_{FB} = 1.4V$	31	65	100	μA
V <sub>EAO</sub>	Error Amplifier Output Voltage Swing	Upper Limit  V <sub>FB</sub> = 0V  COMP Pin Floating	2.45	2.70	2.93	V
		Lower Limit V <sub>FB</sub> = 1.4V	0.32	0.60	0.90	V
t <sub>SS</sub>	Internal Soft-Start Delay	V <sub>FB</sub> = 1.2V, COMP Pin Floating		15		ms
t <sub>r</sub>	Drive Pin Rise Time	Cgs = 3000 pf, V <sub>DR</sub> = 0V to 3V		25		ns
t <sub>f</sub>	Drive Pin Fall Time	Cgs = 3000 pf, V <sub>DR</sub> = 3V to 0V		25		ns
V <sub>SD</sub>	Shutdown signal threshold	Output = High (Shutdown)		1.31	1.40	V
▼SD	(Note 5) FA/SYNC/SD pin	Output = Low (Enable)	0.40	0.68		V
1	Shutdown Pin Current	$V_{SD} = 5V$		-1		μΑ
I <sub>SD</sub>	FA/SYNC/SD pin	$V_{SD} = 0V$		20		
T <sub>SD</sub>	Thermal Shutdown			165		°C
T <sub>sh</sub>	Thermal Shutdown Hysteresis			10		°C
$\theta_{JA}$	Thermal Resistance	MM Package		200		°C/W

**Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings indicates conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions.

Note 2: The human body model is a 100 pF capacitor discharged through a  $1.5k\Omega$  resistor into each pin.

Note 3: All limits are guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are 100% tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 4: Typical numbers are at 25°C and represent the most likely norm.

Note 5: The FA/SYNC/SD pin should be pulled to V<sub>IN</sub> through a resistor to turn the regulator off. The voltage on the FA/SYNC/SD pin must be above the max limit for the Output = High longer than 30 µs to keep the regulator off and must be below the minimum limit for Output = Low to keep the regulator on.

Note 6: The drive pin voltage, V<sub>DR</sub>, is equal to the input voltage when input voltage is less than 6V. V<sub>DR</sub> is equal to 6V when the input voltage is greater than or equal to 6V.


Note 7: The over-voltage protection is specified with respect to the feedback voltage. This is because the over-voltage protection tracks the feedback voltage. The over-voltage threshold can be calculated by adding the feedback voltage (V<sub>FB</sub>) to the over-voltage protection specification.

Note 8: For this test, the FA/SYNC/SD Pin is pulled to ground using a 40  $k\Omega$  resistor .


Note 9: For this test, the FA/SYNC/SD Pin is pulled to 3V using a 40 k $\Omega$  resistor.

## Typical Performance Characteristics Unless otherwise specified, V<sub>IN</sub> = 12V, T<sub>J</sub> = 25°C.






20136546



Switching Frequency vs. RFA


20136547

### Efficiency vs. Load Current (3.3V<sub>IN</sub> and 12V<sub>OUT</sub>)




20136548

### Efficiency vs. Load Current (5V<sub>IN</sub> and 12V<sub>OUT</sub>)




20136549

### Efficiency vs. Load Current (9V<sub>IN</sub> and 12V<sub>OUT</sub>)




20136550

### **COMP Pin Source Current vs. Temperature**




20136552

# I<sub>Supply</sub> vs. Input Voltage (Switching)




Frequency vs. Temperature




201365a7

 $\mathbf{I}_{\mathsf{Supply}}$  vs. Input Voltage (Non-Switching)



20136553


### Shutdown Threshold Hysteresis vs. Temperature




20136556

### Drive Voltage vs. Input Voltage DRIVE PIN VOLTAGE (V) $V_{IN}(V)$







### Minimum On-Time vs. Temperature



### Short Circuit Protection vs. $V_{\rm IN}$




### Compensation Ramp Amplitude vs. Input Voltage



201365a8

## **Functional Block Diagram**



## **Functional Description**

The LM3481 uses a fixed frequency, Pulse Width Modulated (PWM), current mode control architecture. In a typical application circuit, the peak current through the external MOSFET is sensed through an external sense resistor. The voltage across this resistor is fed into the I<sub>SEN</sub> pin. This voltage is then level shifted and fed into the positive input of the PWM comparator. The output voltage is also sensed through an external feedback resistor divider network and fed into the error amplifier (EA) negative input (feedback pin, FB). The output of the error amplifier (COMP pin) is added to the slope compensation ramp and fed into the negative input of the PWM comparator.

At the start of any switching cycle, the oscillator sets the RS latch using the SET/Blank-out and switch logic blocks. This forces a high signal on the DR pin (gate of the external MOSFET) and the external MOSFET turns on. When the voltage on the positive input of the PWM comparator exceeds the negative input, the RS latch is reset and the external MOSFET turns off.

The voltage sensed across the sense resistor generally contains spurious noise spikes, as shown in *Figure 1*. These spikes can force the PWM comparator to reset the RS latch prematurely. To prevent these spikes from resetting the latch, a blank-out circuit inside the IC prevents the PWM comparator from resetting the latch for a short duration after the latch is set. This duration, called the blank-out time, is typically 250 ns and is specified as  $t_{min}$  (on) in the electrical characteristics section.

Under extremely light load or no-load conditions, the energy delivered to the output capacitor when the external MOSFET is on during the blank-out time is more than what is delivered to the load. An over-voltage comparator inside the LM3481 prevents the output voltage from rising under these conditions by sensing the feedback (FB pin) voltage and resetting the RS latch. The latch remains in a reset state until the output decays to the nominal value. Thus the operating frequency decreases at light loads, resulting in excellent efficiency.




FIGURE 1. Basic Operation of the PWM comparator

#### OVER VOLTAGE PROTECTION

The LM3481 has over voltage protection (OVP) for the output voltage. OVP is sensed at the feedback pin (FB). If at anytime the voltage at the feedback pin rises to  $V_{FB} + V_{OVP}$ , OVP is triggered. See the electrical characteristics section for limits on  $V_{FB}$  and  $V_{OVP}$ .

OVP will cause the drive pin (DR) to go low, forcing the power MOSFET off. With the MOSFET off, the output voltage will drop. The LM3481 will begin switching again when the feedback voltage reaches  $V_{FB} + (V_{OVP} - V_{OVP(HYS)})$ . See the electrical characteristics section for limits on  $V_{OVP(HYS)}$ .

The internal bias of the LM3481 comes from either the internal bias voltage generator as shown in the block diagram or directly from the voltage at the VIN pin. At input voltages lower than 6V the internal IC bias is the input voltage and at voltages above 6V the internal bias voltage generator of the LM3481 provides the bias.

#### SLOPE COMPENSATION RAMP

The LM3481 uses a current mode control scheme. The main advantages of current mode control are inherent cycle-by-cycle current limit for the switch and simpler control loop characteristics. It is easy to parallel power stages using current mode control since current sharing is automatic. However there is a natural instability that will occur for duty cycles, D, greater than 50% if additional slope compensation is not addressed as described below.

The current mode control scheme samples the inductor current,  $\rm I_L$ , and compares the sampled signal,  $\rm V_{samp}$ , to a internally generated control signal,  $\rm V_c$ . The current sense resistor,  $\rm R_{SEN}$ , as shown in  $\it Figure~5$ , converts the sampled inductor current,  $\rm I_L$ , to the voltage signal,  $\rm V_{samp}$ , that is proportional to  $\rm I_l$  such that:

$$V_{samp} = I_L x R_{SEN}$$

The rising and falling slopes,  $\rm M_1$  and  $\rm -M_2$  respectively, of  $\rm V_{samp}$  are also proportional to the inductor current rising and

falling slopes,  $M_{on}$  and  $-M_{off}$  respectively. Where  $M_{on}$  is the inductor slope during the switch on-time and  $-M_{off}$  is the inductor slope during the switch off-time and are related to  $M_1$  and  $-M_2$  by:

$$M_1 = M_{on} \times R_{SEN}$$
$$-M_2 = -M_{off} \times R_{SEN}$$

For the boost topology:

$$\begin{split} M_{on} &= V_{IN} / L \\ -M_{off} &= (V_{IN} - V_{OUT}) / L \\ M_1 &= [V_{IN} / L] \times R_{SEN} \\ -M_2 &= [(V_{IN} - V_{OUT}) / L] \times R_{SEN} \\ M_2 &= [(V_{OUT} - V_{IN}) / L] \times R_{SEN} \end{split}$$

Current mode control has an inherent instability for duty cycles greater than 50%, as shown in Figure 2, where the control signal slope,  $M_C$ , equals zero. In Figure 2, a small increase in the load current causes the sampled signal to increase by  $\Delta V_{samp0}.$  The effect of this load change,  $\Delta V_{samp1},$  at the end of the first switching cycle is :

$$\Delta V_{samp1} = -\left(\frac{M_2}{M_1}\right) \Delta V_{samp0} = -\left(\frac{D}{1-D}\right) \Delta V_{samp0}$$

From the above equation, when D > 0.5,  $\Delta V_{samp1}$  will be greater than  $\Delta V_{samp0}$ . In other words, the disturbance is divergent. So a very small perturbation in the load will cause the disturbance to increase. To ensure that the perturbed signal converges we must maintain:

$$\left|-\frac{M_2}{M_1}\right| < 1$$




FIGURE 2. Sub-Harmonic Oscillation for D>0.5




FIGURE 3. Compensation Ramp Avoids Sub-Harmonic Oscillation

To prevent the sub-harmonic oscillations, a compensation ramp is added to the control signal, as shown in *Figure 3*. With the compensation ramp,  $\Delta V_{\text{samp1}}$  and the convergence criteria are expressed by,

$$\Delta V_{samp1} = -\left(\frac{M_2 - M_C}{M_1 + M_C}\right) \Delta V_{samp0}$$

$$\left| -\frac{M_2 - M_C}{M_1 + M_C} \right| < 1$$

The compensation ramp has been added internally in the LM3481. The slope of this compensation ramp has been selected to satisfy most applications, and it's value depends on the switching frequency. This slope can be calculated using the formula:

$$M_C = V_{SL} x f_S$$

In the above equation,  $V_{SL}$  is the amplitude of the internal compensation ramp and  $f_S$  is the controller's switching frequency. Limits for  $V_{SL}$  have been specified in the electrical characteristics section.

In order to provide the user additional flexibility, a patented scheme has been implemented inside the IC to increase the slope of the compensation ramp externally, if the need arises. Adding a single external resistor,  $R_{\rm SL}$ (as shown in *Figure 5*)

increases the amplitude of the compensation ramp as shown in  $Figure\ 4$ .




FIGURE 4. Additional Slope Compensation Added Using External Resistor  $R_{\rm SL}$ 

Where,

$$\Delta V_{SL} = K \times R_{SL}$$

 $K=40~\mu A$  typically and changes slightly as the switching frequency changes. Figure 6 shows the effect the current K has on  $\Delta V_{SL}$  and different values of  $R_{SL}$  as the switching frequency changes.

A more general equation for the slope compensation ramp,  $M_C,$  is shown below to include  $\Delta V_{SL}$  caused by the resistor  $R_{SL}.$ 

$$M_C = (V_{SL} + \Delta V_{SL}) \times f_S$$

It is good design practice to only add as much slope compensation as needed to avoid subharmonic oscillation. Additional slope compensation minimizes the influence of the sensed current in the control loop. With very large slope compensation the control loop characteristics are similar to a voltage mode regulator which compares the error voltage to a saw tooth waveform rather than the inductor current.




FIGURE 5. Increasing the Slope of the Compensation Ramp




FIGURE 6.  $\Delta V_{\rm SL}$  vs  $R_{\rm SL}$ 

#### FREQUENCY ADJUST/SYNCHRONIZATION/SHUTDOWN

The switching frequency of the LM3481 can be adjusted between 100 kHz and 1 MHz using a single external resistor. This resistor must be connected between the FA/SYNC/SD pin and ground, as shown in *Figure 7*. Please refer to the typical performance characteristics to determine the value of the resistor required for a desired switching frequency.

The following equation can also be used to estimate the frequency adjust resistor.

Where  $f_S$  is in kHz and  $R_{FA}$  in  $k\Omega$ .

$$R_{FA} = -\left[\frac{1}{0.037}\right] \left[ \ln \left( \frac{f_{S} - 147.478}{1,484} \right) \right]$$

The LM3481 can be synchronized to an external clock. The external clock must be connected between the FA/SYNC/SD pin and ground, as shown in *Figure 8*. The frequency adjust resistor may remain connected while synchronizing a signal, therefore if there is a loss of signal, the switching frequency will be set by the frequency adjust resistor.

It is also necessary to have the width of the synchronization pulse narrower than the duty cycle of the converter and to have the synchronization pulse width  $\geq$  300 ns.

The FA/SYNC/SD pin also functions as a shutdown pin. If a high signal (refer to the electrical characteristics section for definition of high signal) appears on the FA/SYNC/SD pin, the LM3481 stops switching and goes into a low current mode. The total supply current of the IC reduces to 5  $\mu$ A, typically, under these conditions.

Figure 9 and Figure 10 shows an implementation of a shutdown function when operating in frequency adjust mode and synchronization mode respectively. In frequency adjust mode, connecting the FA/SYNC/SD pin to ground forces the clock to run at a certain frequency. Pulling this pin high shuts down the IC. In frequency adjust or synchronization mode, a high signal for more than 30 µs shuts down the IC.




FIGURE 7. Frequency Adjust




FIGURE 8. Frequency Synchronization




FIGURE 9. Shutdown Operation in Frequency Adjust Mode




FIGURE 10. Shutdown Operation in Synchronization Mode

### Under Voltage Lockout (UVLO) Pin

The UVLO pin provides user programmable enable and shutdown thresholds. The UVLO pin is compared to an internal reference of 1.43V (typical), and a resistor divider programs the enable threshold,  $V_{\rm EN}$ . When the IC is enabled, a 5  $\mu A$  current is sourced out of the UVLO pin, which effectively causes a hysteresis, and the UVLO shutdown threshold,  $V_{\rm SH}$ , is now lower than the enable threshold. Setting these thresholds requires two resistors connected from the  $V_{\rm IN}$  pin to the UVLO pin and from the UVLO pin to GND (see  $\it Figure~11$ ). Select the desired enable,  $V_{\rm EN}$ , and UVLO shutdown,  $V_{\rm SH}$ , threshold voltages and use the following equations to determine the resistance values:

$$R8 = \frac{1.43V}{I_{\text{UVLO}}} \times \left(1 + \frac{1.43V - V_{\text{SH}}}{V_{\text{EN}} - 1.43V}\right)$$

R7 = R8 x 
$$\left(\frac{V_{EN}}{1.43V} - 1\right)$$




FIGURE 11. UVLO Pin Resistor Divider

## **Typical Applications**

The LM3481 may be operated in either continuous or discontinuous conduction mode. The following applications are designed for continuous conduction operation. This mode of operation has higher efficiency and lower EMI characteristics than the discontinuous mode.

#### **BOOST CONVERTER**

The most common topology for the LM3481 is the boost or step-up topology. The boost converter converts a low input voltage into a higher output voltage. The basic configuration for a boost regulator is shown in *Figure 12*. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles. In the first cycle of operation, MOSFET Q is turned on and energy is stored in the inductor. During this cycle, diode D1 is reverse biased and load current is supplied by the output capacitor,  $\mathbf{C}_{\mathsf{OUT}}$ .

In the second cycle, MOSFET Q is off and the diode is forward biased. The energy stored in the inductor is transferred to the

If the UVLO pin function is not desired, select R8 and R7 of equal magnitude greater than 100 k $\Omega$ . This will allow V $_{\text{IN}}$  to be in control of the UVLO thresholds. The UVLO pin may also be used to implement the enable/disable function. If a signal pulls the UVLO pin below the 1.43V (typical) threshold, the converter will be disabled.

#### **Short Circuit Protection**

When the voltage across the sense resistor (measured on the  $\rm I_{SEN}$  Pin) exceeds 220 mV, short-circuit current limit gets activated. A comparator inside the LM3481 reduces the switching frequency by a factor of 8 and maintains this condition until the short is removed.

load and output capacitor. The ratio of these two cycles determines the output voltage. The output voltage is defined as:

$$V_{OUT} = \frac{V_{IN}}{1-D}$$

(ignoring the voltage drop across the MOSFET and the diode), or

$$V_{OUT} + V_{D1} - V_{Q} = \frac{V_{IN} - V_{Q}}{1 - D}$$

where D is the duty cycle of the switch,  $V_{\rm D1}$  is the forward voltage drop of the diode, and  $V_{\rm Q}$  is the drop across the MOS-FET when it is on. The following sections describe selection of components for a boost converter.




FIGURE 12. Simplified Boost Converter Diagram (a) First cycle of operation. (b) Second cycle of operation

#### **POWER INDUCTOR SELECTION**

The inductor is one of the two energy storage elements in a boost converter. *Figure 13* shows how the inductor current varies during a switching cycle. The current through an inductor is quantified as:

$$V_L(t) = L \frac{di_L(t)}{dt}$$




FIGURE 13. a. Inductor current b. Diode current c. Switch current

If  $V_L(t)$  is constant,  $di_L(t)/dt$  must be constant. Hence, for a given input voltage and output voltage, the current in the inductor changes at a constant rate.

The important quantities in determining a proper inductance value are  $I_L$  (the average inductor current) and  $\Delta i_L$  (the inductor current ripple difference between the peak inductor current and the average inductor current). If  $\Delta i_L$  is larger than  $I_L$ , the inductor current will drop to zero for a portion of the cycle and

the converter will operate in discontinuous conduction mode. If  $\Delta i_L$  is smaller than  $I_L$ , the inductor current will stay above zero and the converter will operate in continuous conduction mode. All the analysis in this datasheet assumes operation in continuous conduction mode. To operate in continuous conduction mode, the following conditions must be met:

$$I_L > \Delta i_L$$

$$\frac{I_{OUT}}{1-D} > \frac{DV_{IN}}{2f_{a}L}$$

$$_{-} > \frac{D(1-D)V_{||}}{2I_{---}f_{-}}$$

Choose the minimum  $I_{OUT}$  to determine the minimum L. A common choice is to set  $(2 \times \Delta i_L)$  to 30% of  $I_L$ . Choosing an appropriate core size for the inductor involves calculating the average and peak currents expected through the inductor. In a boost converter,

$$I_L = \frac{I_{OUT}}{1-D}$$

$$I_{L peak} = I_{L}(max) + \Delta i_{L}(max)$$

$$\Delta i_L = \frac{DV_{IN}}{2Lf_S}$$

A core size with ratings higher than these values should be chosen. If the core is not properly rated, saturation will dramatically reduce overall efficiency.

The LM3481 can be set to switch at very high frequencies. When the switching frequency is high, the converter can operate with very small inductor values. With a small inductor value, the peak inductor current can be extremely higher than the output currents, especially under light load conditions.

The LM3481 senses the peak current through the switch. The peak current through the switch is the same as the peak current calculated above.

# PROGRAMMING THE OUTPUT VOLTAGE AND OUTPUT CURRENT

The output voltage can be programmed using a resistor divider between the output and the feedback pins, as shown in Figure 14. The resistors are selected such that the voltage at the feedback pin is 1.275V.  $R_{\rm F1}$  and  $R_{\rm F2}$  can be selected using the equation,

$$V_{OUT} = 1.275 \left(1 + \frac{R_{F1}}{R_{F2}}\right)$$

A 100 pF capacitor may be connected between the feedback and ground pins to reduce noise.

The maximum amount of current that can be delivered at the output can be controlled by the sense resistor,  $R_{\text{SEN}}.$  Current limit occurs when the voltage that is generated across the sense resistor equals the current sense threshold voltage,  $V_{\text{SENSE}}.$  Limits for  $V_{\text{SENSE}}$  have been specified in the electrical characteristics section. This can be expressed as:

$$I_{sw(peak)} \times R_{SEN} = V_{SENSE}$$

The peak current through the switch is equal to the peak inductor current.

$$I_{sw(peak)} = I_L(max) + \Delta i_L$$

Therefore for a boost converter

$$I_{sw(peak)} = \frac{I_{OUT(max)}}{(1-D)} + \frac{(D \times V_{IN})}{(2 \times f_S \times L)}$$

Combining the two equations yields an expression for R<sub>SEN</sub>

$$R_{SEN} = \frac{V_{SENSE}}{\left[\frac{I_{OUT(max)}}{(1-D)} + \frac{(D \times V_{IN})}{(2 \times f_S \times L)}\right]}$$

Evaluate  $\rm R_{SEN}$  at the maximum and minimum  $\rm V_{IN}$  values and choose the smallest  $\rm R_{SEN}$  calculated.




FIGURE 14. Adjusting the Output Voltage

# CURRENT LIMIT WITH ADDITIONAL SLOPE COMPENSATION

If an external slope compensation resistor is used (see *Figure 5*) the internal control signal will be modified and this will have an effect on the current limit.

If  $R_{SL}$  is used, then this will add to the existing slope compensation. The command voltage,  $V_{CS}$ , will then be given by:

$$V_{CS} = V_{SENSE} - \Delta V_{SL}$$

Where  $V_{\text{SENSE}}$  is a defined parameter in the electrical characteristics section and  $\Delta V_{\text{SL}}$  is the additional slope compensation generated as discussed in the Slope Compensation Ramp section. This changes the equation for  $R_{\text{SEN}}$  to:

$$R_{SEN} = \frac{V_{SENSE} - \Delta V_{SL}}{\frac{I_{OUT(max)}}{(1-D)} + \frac{(D \times V_{IN})}{(2 \times f_S \times L)}}$$

Note that since  $\Delta V_{SL} = R_{SL} x K$  as defined earlier,  $R_{SL}$ can be used to provide an additional method for setting the current limit. In some designs  $R_{SL}$  can also be used to help filter noise to keep the  $I_{SEN}$  pin quiet.

#### **POWER DIODE SELECTION**

Observation of the boost converter circuit shows that the average current through the diode is the average load current, and the peak current through the diode is the peak current through the inductor. The diode should be rated to handle more than the inductor peak current. The peak diode current can be calculated using the formula:

$$I_{D(Peak)} = [I_{OUT}/(1-D)] + \Delta I_{L}$$

In the above equation,  $I_{OUT}$  is the output current and  $\Delta i_L$  has been defined in Figure 13.

The peak reverse voltage for a boost converter is equal to the regulator output voltage. The diode must be capable of handling this peak reverse voltage. To improve efficiency, a low forward drop Schottky diode is recommended.

#### POWER MOSFET SELECTION

The drive pin, DR, of the LM3481 must be connected to the gate of an external MOSFET. In a boost topology, the drain of the external N-Channel MOSFET is connected to the inductor and the source is connected to the ground. The drive pin voltage,  $V_{\rm DR}$ , depends on the input voltage (see typical performance characteristics). In most applications, a logic level MOSFET can be used. For very low input voltages, a sub-logic level MOSFET should be used.

The selected MOSFET directly controls the efficiency. The critical parameters for selection of a MOSFET are:

- 1. Minimum threshold voltage, V<sub>TH(MIN)</sub>
- 2. On-resistance, R<sub>DS(ON)</sub>
- 3. Total gate charge, Q<sub>q</sub>
- 4. Reverse transfer capacitance, C<sub>RSS</sub>
- 5. Maximum drain to source voltage, V<sub>DS(MAX)</sub>

The off-state voltage of the MOSFET is approximately equal to the output voltage.  $V_{\rm DS(MAX)}$  of the MOSFET must be greater than the output voltage. The power losses in the MOSFET can be categorized into conduction losses and ac switching or transition losses.  $R_{\rm DS(ON)}$  is needed to estimate the conduction losses. The conduction loss,  $P_{\rm COND}$ , is the I²R loss across the MOSFET. The maximum conduction loss is given by:

$$P_{COND(MAX)} = \left(\frac{I_{OUT(max)}}{1 - D_{MAX}}\right)^2 D_{MAX} R_{DS(ON)}$$

where  $D_{MAX}$  is the maximum duty cycle.

$$D_{MAX} = \left(1 - \frac{V_{IN(MIN)}}{V_{OUT}}\right)$$

At high switching frequencies the switching losses may be the largest portion of the total losses.

The switching losses are very difficult to calculate due to changing parasitics of a given MOSFET in operation. Often, the individual MOSFET datasheet does not give enough information to yield a useful result. The following formulas give a rough idea how the switching losses are calculated:

$$P_{SW} = \frac{I_{Lmax} \times V_{out}}{2} \times f_{SW} \times (t_{LH} + t_{HL})$$

$$t_{LH} = \left(Qgd + \frac{Qgs}{2}\right) x \frac{R_{Gate}}{V_{DR} - Vgs_{th}}$$

#### INPUT CAPACITOR SELECTION

Due to the presence of an inductor at the input of a boost converter, the input current waveform is continuous and triangular, as shown in *Figure 13*. The inductor ensures that the input capacitor sees fairly low ripple currents. However, as the input capacitor gets smaller, the input ripple goes up. The rms current in the input capacitor is given by:

$$I_{CIN(RMS)} = \Delta i_L / \sqrt{3} = \left( \frac{(V_{OUT} - V_{IN})V_{IN}}{\sqrt{12} V_{OUT} L f_S} \right)$$

The input capacitor should be capable of handling the rms current. Although the input capacitor is not as critical in a

boost application, low values can cause impedance interactions. Therefore a good quality capacitor should be chosen in the range of 100  $\mu F$  to 200  $\mu F$ . If a value lower than 100  $\mu F$  is used, then problems with impedance interactions or switching noise can affect the LM3481. To improve performance, especially with  $V_{IN}$  below 8V, it is recommended to use a  $20\Omega$  resistor at the input to provide a RC filter. This resistor is placed in series with the  $V_{IN}$  pin with only a bypass capacitor attached to the  $V_{IN}$  pin directly (see Figure 15). A 0.1  $\mu F$  or 1  $\mu F$  ceramic capacitor is necessary in this configuration. The bulk input capacitor and inductor will connect on the other side of the resistor with the input power supply.




FIGURE 15. Reducing IC Input Noise

#### **OUTPUT CAPACITOR SELECTION**

The output capacitor in a boost converter provides all the output current when the inductor is charging. As a result it sees very large ripple currents. The output capacitor should be capable of handling the maximum rms current. The rms current in the output capacitor is:

$$I_{\text{COUT(RMS)}} = \sqrt{(1-D) \left[ I_{\text{OUT}}^2 \frac{D}{(1-D)^2} + \frac{\Delta i_L^2}{3} \right]}$$

Where

$$\Delta i_L = \frac{DV_{IN}}{2Lf_S}$$

and D, the duty cycle is equal to  $(V_{OUT} - V_{IN})/V_{OUT}$ .

The ESR and ESL of the output capacitor directly control the output ripple. Use capacitors with low ESR and ESL at the output for high efficiency and low ripple voltage. Surface mount tantalums, surface mount polymer electrolytic and polymer tantalum, Sanyo-OSCON, or multi-layer ceramic capacitors are recommended at the output.

### **LAYOUT GUIDELINES**

Good board layout is critical for switching controllers such as the LM3481. First the ground plane area must be sufficient for thermal dissipation purposes and second, appropriate guidelines must be followed to reduce the effects of switching noise. Switch mode converters are very fast switching devices. In such devices, the rapid increase of input current combined with the parasitic trace inductance generates unwanted Ldi/ dt noise spikes. The magnitude of this noise tends to increase as the output current increases. This parasitic spike noise may turn into electromagnetic interference (EMI), and can also cause problems in device performance. Therefore, care must be taken in layout to minimize the effect of this switching noise. The current sensing circuit in current mode devices can be easily effected by switching noise. This noise can cause duty cycle jitter which leads to increased spectral noise. Although the LM3481 has 250 ns blanking time at the beginning of every cycle to ignore this noise, some noise may remain after the blanking time.

The most important layout rule is to keep the AC current loops as small as possible. Figure 16 shows the current flow of a boost converter. The top schematic shows a dotted line which represents the current flow during on-state and the middle schematic shows the current flow during off-state. The bottom schematic shows the currents we refer to as AC currents. They are the most critical ones since current is changing in very short time periods. The dotted lined traces of the bottom schematic are the once to make as short as possible.




FIGURE 16. Current Flow In A Boost Application

The PGND and AGND pins have to be connected to the same ground very close to the IC. To avoid ground loop currents attach all the grounds of the system only at one point.

A ceramic input capacitor should be connected as close as possible to the Vin pin and grounded close to the GND pin. For a layout example please see Application Note 1204. For

For a layout example please see Application Note 1204. For more information about layout in switch mode power supplies please refer to Application Note 1229.

#### **COMPENSATION**

For detailed explanation on how to select the right compensation components to attach to the compensation pin for a boost topology please see Application Note 1286. When calculating the Error Amplifier DC gain,  $A_{\text{EA}},\,R_{\text{OUT}}$  = 152 k $\Omega$  for the LM3481.

### **Designing SEPIC Using LM3481**

Since the LM3481 controls a low-side N-Channel MOSFET, it can also be used in SEPIC (Single Ended Primary Inductance Converter) applications. An example of SEPIC using the LM3481 is shown in *Figure 17*. As shown in *Figure 17*, the output voltage can be higher or lower than the input voltage. The SEPIC uses two inductors to step-up or step-down the input voltage. The inductors L1 and L2 can be two discrete inductors or two windings of a coupled transformer since equal voltages are applied across the inductor throughout the switching cycle. Using two discrete inductors allows use of catalog magnetics, as opposed to a custom transformer. The input ripple can be reduced along with size by using the coupled windings of transformer for L1 and L2.

Due to the presence of the inductor L1 at the input, the SEPIC inherits all the benefits of a boost converter. One main advantage of SEPIC over a boost converter is the inherent input to output isolation. The capacitor  $C_{\rm S}$  isolates the input from the output and provides protection against shorted or malfunctioning load. Hence, the SEPIC is useful for replacing boost circuits when true shutdown is required. This means that the output voltage falls to 0V when the switch is turned off. In a boost converter, the output can only fall to the input voltage minus a diode drop.

The duty cycle of a SEPIC is given by:

$$D = \frac{V_{OUT} + V_{DIODE}}{V_{OUT} + V_{IN} - V_{O} + V_{DIODE}}$$

In the above equation,  $V_Q$  is the on-state voltage of the MOS-FET, Q1, and  $V_{DIODE}$  is the forward voltage drop of the diode.

### **POWER MOSFET SELECTION**

As in a boost converter, the parameters governing the selection of the MOSFET are the minimum threshold voltage,  $V_{TH}$ 

 $_{(MIN)}$ , the on-resistance,  $R_{DS(ON)}$ , the total gate charge,  $Q_g$ , the reverse transfer capacitance,  $C_{RSS}$ , and the maximum drain to source voltage,  $V_{DS(MAX)}$ . The peak switch voltage in a SEPIC is given by:

$$V_{SW(PEAK)} = V_{IN} + V_{OUT} + V_{DIODE}$$

The selected MOSFET should satisfy the condition:

$$V_{DS(MAX)} > V_{SW(PEAK)}$$

The peak switch current is given by:

$$I_{\text{SWPEAK}} = I_{\text{L1(AVG)}} + I_{\text{OUT}} + \frac{\Delta I_{\text{L1}} + \Delta I_{\text{L2}}}{2}$$

Where  $\Delta I_{L1}$  and  $\Delta I_{L2}$  are the peak-to-peak inductor ripple currents of inductors L1 and L2 respectively.

The rms current through the switch is given by:

$$I_{\text{SWRMS}} = \sqrt{\left[I_{\text{SWPEAK}}^2 - I_{\text{SWPEAK}} \left(\Delta I_{\text{L1}} + \Delta I_{\text{L2}}\right) + \frac{\left(\Delta I_{\text{L1}} + \Delta I_{\text{L2}}\right)^2}{3}\right]} D$$

#### POWER DIODE SELECTION

The Power diode must be selected to handle the peak current and the peak reverse voltage. In a SEPIC, the diode peak current is the same as the switch peak current. The off-state voltage or peak reverse voltage of the diode is  $V_{\rm IN} + V_{\rm OUT}$ . Similar to the boost converter, the average diode current is equal to the output current. Schottky diodes are recommended.




FIGURE 17. Typical SEPIC Converter

#### SELECTION OF INDUCTORS L1 AND L2

Proper selection of the inductors L1 and L2 to maintain constant current mode requires calculations of the following parameters

Average current in the inductors:

$$I_{L1AVE} = \frac{DI_{OUT}}{1-D}$$

$$I_{L2AVE} = I_{OUT}$$

Peak to peak ripple current, to calculate core loss if necessary:

$$\Delta I_{L1} = \frac{(V_{IN} - V_{Q}) D}{(L1)f_{e}}$$

$$\Delta I_{L2} = \frac{(V_{IN} - V_{Q}) D}{(L2)f_{S}}$$

Maintaining the condition  $I_L > \Delta I_L/2$  to ensure continuous conduction mode yields the following minimum values for L1 and L2:

$$L1 > \frac{(V_{IN} - V_{Q})(1-D)}{2I_{OUT}f_{S}}$$

$$L2 > \frac{(V_{IN} - V_Q)D}{2I_{OUT}f_S}$$

Peak current in the inductor, to ensure the inductor does not saturate:

$$I_{L1PK} = \frac{DI_{OUT}}{1-D} + \frac{\Delta I_{L1}}{2}$$

$$I_{L2PK} = I_{OUT} + \frac{\Delta I_{L2}}{2}$$

 ${\rm I_{L1PK}}$  must be lower than the maximum current rating set by the current sense resistor.

The value of L1 can be increased above the minimum recommended value to reduce input ripple and output ripple. However, once  $\Delta I_{L1}$  is less than 20% of  $I_{L1AVE}$ , the benefit to output ripple is minimal.

By increasing the value of L2 above the minimum recommendation,  $\Delta I_{L2}$  can be reduced, which in turn will reduce the output ripple voltage:

$$\Delta V_{OUT} = \left(\frac{I_{OUT}}{1-D} + \frac{\Delta I_{L2}}{2}\right) ESR$$

where ESR is the effective series resistance of the output capacitor.

If L1 and L2 are wound on the same core, then L1 = L2 = L. All the equations above will hold true if the inductance is replaced by 2L. A good choice for transformer with equal turns is Coiltronics CTX series Octopack.

#### SENSE RESISTOR SELECTION

The peak current through the switch,  $I_{SWPEAK}$ , can be adjusted using the current sense resistor,  $R_{SEN}$ , to provide a certain output current. Resistor  $R_{SEN}$  can be selected using the formula:

$$R_{SEN} = \frac{V_{SENSE} - D \times \Delta V_{SL}}{I_{SWPEAK}}$$

### **Sepic Capacitor Selection**

The selection of SEPIC capacitor,  $C_S$ , depends on the rms current. The rms current of the SEPIC capacitor is given by:

$$|_{\text{CSRMS}} = \sqrt{|_{\text{SWRMS}}^2 + \left(|_{\text{L1PK}}^2 - |_{\text{L1PK}} \Delta |_{\text{L1}} + \Delta |_{\text{L1}}^2\right) \left(1 - D\right)}$$

The SEPIC capacitor must be rated for a large ACrms current relative to the output power. This property makes the SEPIC much better suited to lower power applications where the rms current through the capacitor is small (relative to capacitor technology). The voltage rating of the SEPIC capacitor must be greater than the maximum input voltage. Tantalum capacitors are the best choice for SMT, having high rms current ratings relative to size. Ceramic capacitors could be used, but the low C values will tend to cause larger changes in voltage across the capacitor due to the large currents, and high C value ceramics are expensive. Electrolytics work well for through hole applications where the size required to meet the rms current rating can be accommodated. There is an energy balance between C<sub>s</sub> and L1, which can be used to determine the value of the capacitor. The basic energy balance equation is:

$$\frac{1}{2}C_{S}\Delta V_{S}^{2} = \frac{1}{2}(L1)\Delta I_{L1}^{2}$$

Where

$$\Delta V_{S} = \left(\frac{V_{OUT}}{V_{OUT} + V_{IN} - V_{O} + V_{DIODE}}\right) \frac{I_{OUT}}{f_{S}C_{S}}$$

is the ripple voltage across the SEPIC capacitor, and

$$\Delta I_{L1} = \frac{(V_{IN} - V_{Q}) D}{(L1)f_{S}}$$

is the ripple current through the inductor L1. The energy balance equation can be solved to provide a minimum value for  $C_{\rm S}$ :

$$C_S \ge L1 \frac{I_{OUT}^2}{(V_{IN} - V_O)^2}$$

www.national.com

19

### **Input Capacitor Selection**

Similar to a boost converter, the SEPIC has an inductor at the input. Hence, the input current waveform is continuous and triangular. The inductor ensures that the input capacitor sees fairly low ripple currents. However, as the input capacitor gets smaller, the input ripple goes up. The rms current in the input capacitor is given by:

$$I_{CIN(RMS)} = \Delta I_{L1} / \sqrt{12} = \frac{D}{2\sqrt{3}} \left( \frac{V_{IN} - V_{Q}}{(L1)f_{S}} \right)$$

The input capacitor should be capable of handling the rms current. Although the input capacitor is not as critical in a SEPIC application, low values can cause impedance interactions. Therefore a good quality capacitor should be chosen in the range of 100  $\mu F$  to 200  $\mu F$ . If a value lower than 100  $\mu F$  is used, then problems with impedance interactions or switching noise can affect the LM3481. To improve performance, especially with  $V_{\rm IN}$  below 8V, it is recommended to use a  $20\Omega$  resistor at the input to provide a RC filter. This resistor is

placed in series with the  $V_{IN}$  pin with only a bypass capacitor attached to the  $V_{IN}$  pin directly (see *Figure 15*). A 0.1  $\mu$ F or 1  $\mu$ F ceramic capacitor is necessary in this configuration. The bulk input capacitor and inductor will connect on the other side of the resistor with the input power supply.

## **Output Capacitor Selection**

The output capacitor of the SEPIC sees very large ripple currents similar to the output capacitor of a boost converter. The rms current through the output capacitor is given by:

$$I_{RMS} = \sqrt{\left[I_{SWPEAK}^2 - I_{SWPEAK} \left(\Delta I_{L1} + \Delta I_{L2}\right) + \frac{\left(\Delta I_{L1} + \Delta I_{L2}\right)^2}{3}\right] (1-D) - I_{OUT}^2}$$

The ESR and ESL of the output capacitor directly control the output ripple. Use capacitors with low ESR and ESL at the output for high efficiency and low ripple voltage. Surface mount tantalums, surface mount polymer electrolytic and polymer tantalum, Sanyo-OSCON, or multi-layer ceramic capacitors are recommended at the output for low ripple.

## **Other Application Circuits**





FIGURE 18. Typical High Efficiency Step-Up (Boost) Converter

# Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS DIMENSIONS IN ( ) FOR REFERENCE ONLY

MUB10A (Rev B)

10-Lead MSOP Package NS Package Number MUB10A

### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560