Dual JK flip-flop with reset; negative-edge trigger Rev. 6 — 7 July 2021 Produc

Product data sheet

1. General description

The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (\overline{CP}) and reset (\overline{R}) inputs and complementary Q and \overline{Q} outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Input levels:
 - The 74HC107: CMOS levels
 - The 74HCT107: TTL levels
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Type number	ype number Package								
	Temperature range	Name	Description	Version					
74HC107D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads;	SOT108-1					
74HCT107D			body width 3.9 mm						
74HC107PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					

Table 1. Ordering information




Dual JK flip-flop with reset; negative-edge trigger

4. Functional diagram



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1J, 2J	1, 8	synchronous J input
1 <u>Q</u> , 2 <u>Q</u>	2, 6	complement output
1Q, 2Q	3, 5	true output
1K, 2K	4, 11	synchronous K input
1 <u>CP</u> , 2 <u>CP</u>	12, 9	clock input (HIGH-to-LOW edge-triggered)
1 R , 2 R	13, 10	asynchronous reset input (active LOW)
GND	7	ground (0 V)
V _{CC}	14	supply voltage

6. Functional description

Table 3. Function table

H = HIGH voltage level; *h* = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;

L = LOW voltage level; *I* = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;

q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition; X = don't care;

 \downarrow = HIGH-to-LOW clock transition.

Input				Output		Operating mode
R	СР	J	ĸ	Q	Q	
L	Х	X	X	L	Н	asynchronous reset
Н	Ļ	h	h	q	q	toggle
Н	Ļ	I	h	L	Н	load 0 (reset)
Н	Ļ	h	I	Н	L	load 1 (set)
Н	Ļ	I	I	q	q	hold (no change)

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	V_{I} < -0.5 V or V_{I} > V_{CC} + 0.5 V	[1]	-	±20	mA
I _{ОК}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
lo	output current	V_{O} = -0.5 V to V_{CC} + 0.5 V		-	±25	mA
I _{CC}	supply current			-	50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C.

For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC107	7	74HCT107			Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Мах	Min	Мах	Min	Max	
74HC10	7	1				1	1		1	
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	4.0	-	40	-	80	μA
CI	input capacitance		-	3.5	-					pF
74HCT1	07	1				1	I			
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	4.0	-	40	-	80	μA

Dual JK flip-flop with reset; negative-edge trigger

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Мах	Min	Мах	Min	Мах]
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V								
		pin n CP , nJ	-	100	360	-	450	-	490	μA
		pin n R	-	65	234	-	293	-	319	μA
		pin nK	-	60	216	-	270	-	294	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Fig. 7

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
74HC107	7					-		·		
t _{pd}	propagation	$n\overline{CP}$ to nQ; see <u>Fig. 5</u> [1]								
	delay	V _{CC} = 2.0 V	-	52	160	-	200	-	240	ns
		V _{CC} = 4.5 V	-	19	32	-	40	-	48	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	15	27	-	34	-	41	ns
	$n\overline{CP}$ to $n\overline{Q}$; see <u>Fig. 5</u>									
	V _{CC} = 2.0 V	-	52	160	-	200	-	240	ns	
		V _{CC} = 4.5 V	-	19	32	-	40	-	48	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	15	27	-	34	-	41	ns
		$n\overline{R}$ to nQ , $n\overline{Q}$; see <u>Fig. 6</u>								
		V _{CC} = 2.0 V	-	52	155	-	195	-	235	ns
		V _{CC} = 4.5 V	-	19	31	-	39	-	47	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	15	26	-	33	-	40	ns
t _t	transition	nQ, nQ; see <u>Fig. 5</u> [2]								
	time	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns

Dual JK flip-flop with reset; negative-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
t _W	pulse width	nCP input, HIGH or LOW; see Fig. 5								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
		nR input, HIGH or LOW; see <u>Fig. 6</u>								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
t _{rec}	recovery	nR to nCP; see <u>Fig. 6</u>								
	time	V _{CC} = 2.0 V	60	19	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	7	-	15	-	18	-	ns
		V _{CC} = 6.0 V	20	6	-	13	-	15	-	ns
t _{su}	set-up time	nJ, nK to nCP; see Fig. 5								
		V _{CC} = 2.0 V	100	22	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	6	-	21	-	26	-	ns
t _h	hold time	nJ, nK to n CP ; see <u>Fig. 5</u>								
		V _{CC} = 2.0 V	3	-6	-	3	-	3	-	ns
		V _{CC} = 4.5 V	3	-2	-	3	-	3	-	ns
		V _{CC} = 6.0 V	3	-2	-	3	-	3	-	ns
f _{max}	maximum	nCP input; see Fig. 5								
	frequency	V _{CC} = 2.0 V	6	23	-	4.8	-	4.0	-	MHz
		V _{CC} = 4.5 V	30	70	-	24	-	20	-	MHz
		V _{CC} = 5.0 V; C _L = 15 pF	-	78	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	85	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	per flip-flop; [3] $V_I = GND$ to V_{CC}	-	30	-	-	-	-	-	pF
74HCT1	07								-	
t _{pd}	propagation	nCP to nQ; see Fig. 5 [1]								
	delay	V _{CC} = 4.5 V	-	19	36	-	45	-	54	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
		$n\overline{CP}$ to $n\overline{Q}$; see Fig. 5								
		V _{CC} = 4.5 V	-	21	36	-	45	-	54	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	18	-	-	-	-	-	ns
		nR to nQ, nQ; see <u>Fig. 6</u>								
		V _{CC} = 4.5 V	-	20	38	-	48	-	57	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
t _t	transition	nQ, nQ; see <u>Fig. 5</u> [2]								
	time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns

74HC_HCT107

Symbol Parameter Conditions 25 °C -40 °C to +85 °C -40 °C to +125 °C Unit Min Тур Max Min Max Min Max nCP input, HIGH or LOW; pulse width tw see Fig. 5 $V_{CC} = 4.5 V$ 16 9 20 24 _ ns _ nR input, HIGH or LOW; see Fig. 6 V_{CC} = 4.5 V 20 11 25 30 ns -_ nR to nCP; see Fig. 6 recovery t_{rec} time $V_{CC} = 4.5 V$ 14 8 18 21 ns _ _ _ nJ, nK to nCP; see Fig. 5 set-up time t_{su} V_{CC} = 4.5 V 20 7 25 30 _ _ ns nJ, nK to nCP; see Fig. 5 hold time t_h $V_{CC} = 4.5 V$ 5 -2 -5 _ 5 ns nCP input; see Fig. 5 f_{max} maximum frequency $V_{CC} = 4.5 V$ 30 66 _ 24 20 MHz _ -V_{CC} = 5.0 V; C_L = 15 pF MHz -73 ----per flip-flop; C_{PD} power [3] -30 pF _ _ _ _ dissipation $V_I = GND$ to $V_{CC} - 1.5 V$ capacitance

Dual JK flip-flop with reset; negative-edge trigger

 t_{pd} is the same as t_{PHL} , t_{PLH} . [1]

[2]

 t_t is the same as t_{THL} , t_{TLH} . C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). [3] $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz;


 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$



10.1. Waveforms and test circuit




Table 8 Measurement noints

Table 0. Medsurement points						
Туре	Input	Output				
	VI	V _M	V _M			
74HC107	V _{CC}	0.5V _{CC}	0.5V _{CC}			
74HCT107	3 V	1.3 V	1.3 V			

Dual JK flip-flop with reset; negative-edge trigger




Table 9. Test data

Туре	Input	put			S1 position			
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
74HC107	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	
74HCT107	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	

11. Package outline




Fig. 8. Package outline SOT108-1 (SO14)

Dual JK flip-flop with reset; negative-edge trigger




Fig. 9. Package outline SOT402-1 (TSSOP14)

12. Abbreviations

Table 10. Abbrev	Table 10. Abbreviations						
Acronym	Description						
CMOS	Complementary Metal-Oxide Semiconductor						
DUT	Device Under Test						
ESD	ElectroStatic Discharge						
HBM	Human Body Model						
MM	Machine Model						
TTL	Transistor-Transistor Logic						

13. Revision history

Table 11. Revision histor	у				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT107 v.6	20210707	Product data sheet	-	74HC_HCT107 v.5	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. <u>Section 2</u> updated. <u>Section 7</u>: Derating values for P_{tot} total power dissipation have changed. Type number 74HC107DB (SOT337-1/SSOP14) removed. 				
74HC_HCT107 v.5	20151130	Product data sheet	-	74HC_HCT107 v.4	
Modifications:	Type numbers 74HC107N and 74HCT107N (SOT27-1) removed.				
74HC_HCT107 v.4	20150126	Product data sheet	-	74HC_HCT107 v.3	
Modifications:	Table 7: Power dissipation capacitance condition for 74HCT107 is corrected.				
74HC_HCT107 v.3	20131118	Product data sheet	-	74HC_HCT107_CNV v.2	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 				
74HC_HCT107_CNV v.2	19901201	Product specification	-	-	
	-				

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

Dual JK flip-flop with reset; negative-edge trigger

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	3
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	5
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	9
11. Package outline	11
12. Abbreviations	13
13. Revision history	13
14. Legal information	14

© Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 7 July 2021